Texas Instruments TPS3707-33DGNR
- Part No.:
- TPS3707-33DGNR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
TPS3707-33DGNR.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,338
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3707-33DGNR from Texas Instruments is a precision 3.3 V supply-voltage supervisor IC with active-low and active-high RESET outputs, fixed 200 ms power-on reset delay, power-fail comparator (PFI/PFO), and manual reset input (MR). It operates from 2 V to 6 V, draws ≤50 µA supply current, and is rated for –40°C to 85°C. It is used in microcontroller-based systems requiring reliable power sequencing and brownout detection.
For engineers reviewing the TPS3707-33DGNR datasheet, TPS3707-33DGNR pinout, TPS3707-33DGNR application, or TPS3707-33DGNR equivalent, key selection criteria include its dual-reset output configuration, 2.93 V threshold with 50 mV hysteresis, MSOP-PowerPAD™ 8-pin package, absence of watchdog timer (distinguishing it from TPS3705-xx), and compatibility with industrial and embedded power-monitoring designs.
Technical Context
The TPS3707-33DGNR implements dual-output supervision using an internal 1.25 V reference and precision resistor divider to set VIT– = 2.93 V (±70 mV over temperature). It asserts active-low RESET when VDD falls below threshold and active-high RESET when VDD rises above threshold - enabling direct interface with both reset-active-low and reset-active-high processors.
Its PFI input monitors auxiliary rails (e.g., battery or secondary supply) with 1.25 V threshold and 10 mV hysteresis, driving PFO low on undervoltage. MR provides asynchronous reset assertion. No external capacitor is needed for the 200 ms reset timeout, and all timing is internally generated.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2 V to 6 V - supports wide-input industrial and battery-backed systems without external regulation |
| VIT– Threshold | 2.93 V (typical), ±70 mV over –40°C to 85°C - ensures robust 3.3 V rail monitoring with margin against noise |
| Reset Delay | 200 ms fixed (no capacitor required) - guarantees sufficient processor initialization time after power stabilization |
| Supply Current | ≤50 µA max at 6 V - enables ultra-low-power operation in always-on or battery-critical applications |
| Output Types | Active-low RESET and active-high RESET - eliminates need for external inverters in mixed-reset-logic systems |
| PFI Threshold | 1.25 V (±50 mV) - allows flexible monitoring of auxiliary supplies via external resistor divider |
| Operating Temperature | –40°C to +85°C - qualified for industrial and extended commercial environments |
Pinout & Package
TPS3707-33DGNR is housed in an 8-pin MSOP-PowerPAD™ package (3.00 mm × 3.00 mm body), thermally enhanced with exposed thermal pad for improved power dissipation (RθJB = 45.1°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: RESET | Active-high reset output | Drives high when VDD ≥ VIT+; used for processors requiring active-high reset assertion |
| 2: RESET | Active-low reset output | Drives low when VDD < VIT–; standard interface for most MCUs and DSPs |
| 3: MR | Manual reset input | Active-low; forces both RESET outputs to valid states regardless of VDD level |
| 4: VDD | Supply voltage input | Primary monitored rail; powers internal circuitry and sets reference for threshold detection |
| 5: GND | Ground reference | Return path for all internal circuits and output drivers; must be low-impedance |
| 6: PFI | Power-fail comparator input | Monitors auxiliary voltage (e.g., battery); triggers PFO when input falls below 1.25 V |
| 7: PFO | Power-fail comparator output | Active-low open-drain output; signals undervoltage condition on PFI rail |
| 8: NC | No internal connection | Unbonded pin; must be left floating or tied to GND per layout best practice |
Key Features
| Feature | Design Value |
|---|---|
| Dual active RESET outputs | Simultaneous active-low and active-high reset signals eliminate external logic inversion and reduce BOM count |
| Fixed 200 ms reset timeout | Internally generated delay requires no external capacitor - improves reliability and reduces PCB area |
| Integrated PFI/PFO comparator | Enables independent monitoring of backup battery or secondary supply with programmable threshold via resistor divider |
| Low quiescent current (≤50 µA) | Extends battery life in portable equipment and enables use in energy-harvesting or always-on sensor nodes |
| MSOP-PowerPAD™ package | Thermally efficient 3 mm × 3 mm footprint supports high-density layouts while maintaining thermal performance |
Applications
| Industrial PLC Controller | Portable Medical Monitor |
|---|---|
|
Use Scenario: Microcontroller-based programmable logic controller operating in factory-floor environments with fluctuating 3.3 V supply. IC Role / Device Role / Timing Role: Primary supply supervisor ensuring deterministic reset during line transients and brownouts; dual RESET outputs interface directly with FPGA and ARM Cortex-M core. Use Value: 2.93 V threshold with 50 mV hysteresis prevents chatter during marginal supply conditions; 200 ms delay guarantees full MCU boot sequence completion before release. |
Use Scenario: Battery-powered vital-sign monitor requiring low-power operation and reliable power-fail warning before shutdown. IC Role / Device Role / Timing Role: Monitors main 3.3 V rail and battery voltage (via PFI) to assert early low-battery interrupt (PFO) and controlled system reset (RESET). Use Value: ≤50 µA supply current extends runtime; 1.25 V PFI threshold enables accurate detection of Li-ion cell discharge to 3.0 V using simple resistor divider. |
| Automotive Infotainment Head Unit | Network Edge Gateway |
|
Use Scenario: 3.3 V domain in automotive infotainment system subject to load-dump and cold-crank transients. IC Role / Device Role / Timing Role: Supervises SoC power domain and asserts reset during undervoltage events; MR pin enables hardware-initiated recovery after firmware hang. Use Value: –40°C to 85°C rating meets AEC-Q200 ambient requirements; dual RESET outputs simplify integration with legacy and modern SoC reset architectures. |
Use Scenario: Industrial Ethernet gateway with dual-rail power (3.3 V logic, 5 V PHY) and requirement for graceful failover on primary supply loss. IC Role / Device Role / Timing Role: Supervises 3.3 V logic rail and monitors 5 V PHY rail via PFI to trigger PFO-driven firmware alert and coordinated RESET assertion. Use Value: PFI input allows single IC to supervise multiple rails; 0.5 µs PFI→PFO propagation enables real-time fault response without software latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3707-33DR | Same electrical specs and pinout, but in SOIC-8 (3.90 mm × 4.90 mm) package - larger footprint, higher RθJA = 118.2°C/W | Preferred where board space permits and thermal constraints are less stringent; not suitable for high-density layouts | Select TPS3707-33DR only if MSOP-PowerPAD™ assembly capability is unavailable or SOIC reflow profile is preferred. |
| MAX706TESA+ | Pin-compatible with MAX705–MAX708 family; 3.08 V threshold (±1.5%), 200 ms delay, single active-low RESET, no PFI/PFO | Lacks power-fail monitoring and dual-reset capability; requires external components for auxiliary rail monitoring | Choose MAX706TESA+ only for legacy drop-in replacement where PFI functionality is unused and board layout cannot accommodate new footprint. |
Compared with TPS3707-33DGNR, the SOIC variant offers easier hand-soldering but sacrifices thermal performance and board density; the MAX706TESA+ provides legacy compatibility but omits critical features like PFI monitoring and active-high RESET, increasing system-level design effort.
Availability
TPS3707-33DGNR is available at Aetrix Electronics and suitable for industrial automation, portable medical devices, automotive infotainment, and network edge gateways requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for TPS3707-33DGNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability supervisory circuits.
The TPS370x-xx product line was designed specifically for robust, low-power microprocessor supervision in industrial, automotive, and portable applications - emphasizing precision thresholds, dual-output flexibility, and integrated power-fail detection.
FAQ
What is the exact supply voltage threshold for TPS3707-33DGNR?
The TPS3707-33DGNR has a nominal negative-going input threshold voltage (VIT–) of 2.93 V, with tolerance of ±70 mV over the full –40°C to +85°C operating range. This value is factory-trimmed and specified in Section 7.5 of the datasheet. The threshold applies to the VDD pin and is used to determine when the RESET outputs change state. TPS3707-33DGNR does not require external calibration or trimming.
Does TPS3707-33DGNR include a watchdog timer?
No, TPS3707-33DGNR does not include a watchdog timer. Unlike the TPS3705-xx series, the TPS3707-xx family replaces the watchdog input/output (WDI/WDO) pins with a second RESET output. Pin 1 and Pin 2 of TPS3707-33DGNR are both RESET outputs (active-high and active-low), and Pins 6 and 8 are dedicated to PFI and NC respectively. This distinction is explicitly stated in Section 8.3.3 of the datasheet.
What is the function of the NC pin on TPS3707-33DGNR?
Pin 8 of TPS3707-33DGNR is designated NC (No Connection) - it has no internal bond wire and serves no electrical function. Per TI's layout guidance, this pin may be left floating or connected to GND to improve mechanical stability and thermal conduction through the PowerPAD™. It must never be driven or used as a signal node, as doing so could compromise device reliability or ESD performance.
Can TPS3707-33DGNR monitor a 5 V supply?
TPS3707-33DGNR is optimized for 3.3 V supervision (2.93 V threshold) and cannot directly monitor a 5 V supply - applying 5 V to VDD exceeds its 6 V absolute maximum rating only under transient conditions, but sustained operation at 5 V violates its recommended 2–6 V range and risks incorrect threshold behavior. To monitor a 5 V rail, use the PFI input with a resistor divider to scale the voltage down to ≤1.25 V, or select TPS3707-50DGNR (4.55 V threshold).
What decoupling capacitor is recommended for TPS3707-33DGNR?
A 0.1 µF ceramic capacitor is required between VDD and GND, placed as close as possible to the TPS3707-33DGNR package. This is specified in Section 11.1 (Layout Guidelines) and Figure 11-1 of the datasheet to suppress high-frequency noise and ensure stable internal reference operation. Larger bulk capacitance (e.g., 1–10 µF) may be added nearby for system-level filtering, but the 0.1 µF local cap is mandatory for TPS3707-33DGNR functional integrity.
TPS3707-33DGNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.93V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
TPS3707-33DGNR FAQ
1.How can I place an order for TPS3707-33DGNR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3707-33DGNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3707-33DGNR reliable?
The price and inventory of TPS3707-33DGNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3707-33DGNR is usually 5 days.
3.What payment methods are accepted for TPS3707-33DGNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3707-33DGNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3707-33DGNR?
TPS3707-33DGNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3707-33DGNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3707-33DGNR?
For technical support, including TPS3707-33DGNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3707-33DGNR requirements.
6.How does Aetrix verify that TPS3707-33DGNR is sourced from the original manufacturer or authorized distributors?
All TPS3707-33DGNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3707-33DGNR meets industry standards.
7.What is the process for return or replacement of TPS3707-33DGNR?
All TPS3707-33DGNR units undergo pre-shipment inspection (PSI). If there is an issue with TPS3707-33DGNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3707-33DGNR part is unused and in its original packaging.
Return procedure for TPS3707-33DGNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3707-33DGNR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

