Texas Instruments TPS3806I33DBVT
- Part No.:
- TPS3806I33DBVT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- SOT-23-6
- Datasheet:
-
TPS3806I33DBVT.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:425
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3806I33DBVT from Texas Instruments is a dual-voltage supervisor IC with fixed 3.0 V VDD threshold and adjustable LSENSE input (1.207 V nominal), independent open-drain RESET/RSTSENSE outputs, 3 µA typical supply current at 3.3 V, and operation from –40°C to +85°C in a 6-pin SOT-23 package - used for battery voltage monitoring and power-on reset assertion in portable Li-ion systems.
For engineers reviewing the TPS3806I33DBVT datasheet, TPS3806I33DBVT pinout, TPS3806I33DBVT application, or TPS3806I33DBVT equivalent, key selection considerations include its dual-threshold architecture (fixed VDD + adjustable LSENSE), hysteresis programmability via HSENSE, guaranteed reset assertion down to 0.8 V VDD, low quiescent current, and SOT-23 footprint compatibility with space-constrained battery-powered designs.
Technical Context
The TPS3806I33DBVT integrates two independent comparators: one monitors VDD against a fixed internal 3.0 V threshold (±22 mV over temperature), while the second monitors LSENSE against a precision 1.207 V reference. HSENSE enables external resistor programming of upper trip point to set hysteresis window (60–90 mV depending on VIT range).
Both RESET and RSTSENSE are active-low open-drain outputs requiring external pull-ups; propagation delays are 5–100 µs; supply current remains stable (3–5 µA) across 1.3–6 V VDD and full temperature range; input bias current at LSENSE/HSENSE is ±25 nA, enabling high-impedance sensing networks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Threshold | 3.0 V ±22 mV (fixed, factory-trimmed; ensures reliable reset at nominal 3.3 V rail) |
| LSENSE Threshold | 1.207 V ±19 mV (precision internal reference; enables accurate battery cell voltage monitoring) |
| Supply Current | 3 µA typical at 3.3 V (enables multi-year battery life in always-on supervision applications) |
| Hysteresis Range | 60–90 mV (programmable via HSENSE resistor network; prevents chatter near threshold) |
| Operating Temp | –40°C to +85°C (qualified for industrial and extended commercial environments) |
| Reset Delay | 5–100 µs (fast, predictable assertion/deassertion timing for system-level sequencing) |
| Package | SOT-23-6 (2.9 × 1.6 × 1.45 mm; compatible with standard pick-and-place and reflow processes) |
Pinout & Package
TPS3806I33DBVT uses a 6-pin SOT-23 (DBV) package with gull-wing leads, 0.95 mm pitch, and 1.45 mm max height. Pin 1 is marked by an index area; device orientation follows JEDEC MO-178 standard with pin 1 in quadrant Q3 on tape.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RSTSENSE (Pin 1) | Active-low open-drain output | Asserts when LSENSE falls below 1.207 V; requires external pull-up; drives microcontroller reset or fuel gauge interrupt |
| GND (Pin 2) | Ground reference | Common return path for all internal circuitry and external sense dividers; must be low-impedance |
| RESET (Pin 3) | Active-low open-drain output | Asserts when VDD falls below 3.0 V; independent of LSENSE; used for main system reset |
| VDD (Pin 4) | Supply input & fixed-sense node | Powers device and provides fixed 3.0 V threshold reference; bypass capacitor required per datasheet |
| LSENSE (Pin 5) | Adjustable voltage sense input | High-impedance (±25 nA) input for resistor-divider monitoring of battery or auxiliary rail |
| HSENSE (Pin 6) | Hysteresis programming input | Accepts external resistor divider to set upper trip point; defines hysteresis window width |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent thresholds | Simultaneous monitoring of main supply (VDD) and battery/sense rail (LSENSE) with separate reset outputs |
| Adjustable hysteresis | HSENSE pin enables precise hysteresis tuning (60–90 mV) without additional components |
| Ultra-low supply current | 3 µA typical at 3.3 V minimizes load on primary battery in standby mode |
| Guaranteed reset at 0.8 V | Ensures valid reset assertion during brown-out and deep discharge conditions |
| Open-drain outputs | Enables wired-OR configuration, level translation, and flexible pull-up voltage selection |
Applications
| Li-ion Battery Protection | Portable Medical Device Power Management |
|---|---|
Use Scenario: Monitoring single-cell Li-ion voltage during charge/discharge cycles to prevent over-discharge and trigger safe shutdown. IC Role / Device Role / Timing Role: Dual-threshold supervisor asserting RSTSENSE when cell drops below 3.0 V (adjusted via LSENSE divider) and RESET if system rail collapses. Use Value: Prevents irreversible battery damage by enforcing 3.0 V cutoff with 90 mV hysteresis, eliminating false triggers during transient load dips. | Use Scenario: Ensuring reliable power-on initialization and brown-out recovery in handheld diagnostic tools with coin-cell backup. IC Role / Device Role / Timing Role: Generating synchronized RESET (VDD-monitored) and RSTSENSE (backup rail-monitored) signals to hold MCU in reset until both supplies stabilize. Use Value: Guarantees deterministic boot sequence with <100 µs delay matching MCU reset timing requirements and 3 µA quiescent draw extending backup runtime. |
| Industrial Sensor Node Supervision | Wearables System Reset Control |
Use Scenario: Supervising dual-rail power (3.3 V main + 1.8 V sensor rail) in battery-operated wireless sensors deployed in remote locations. IC Role / Device Role / Timing Role: Using LSENSE to monitor 1.8 V rail via resistor divider and VDD to supervise 3.3 V rail, with independent outputs feeding FPGA and analog front-end reset domains. Use Value: Enables rail-specific fault isolation and recovery without shared reset propagation delay; ±25 nA input leakage preserves sensor rail accuracy. | Use Scenario: Managing power sequencing and low-battery warning in compact fitness trackers using single Li-po cell and PMIC. IC Role / Device Role / Timing Role: Configuring LSENSE for 3.3 V rail monitoring and HSENSE for 100 mV hysteresis to generate clean reset pulses during battery recharge transitions. Use Value: Eliminates reset glitches during USB charging events where VDD rises slowly; SOT-23 footprint fits tight PCB real estate constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3806J20DBVT | Fixed VDD threshold = 1.8 V (vs. 3.0 V); identical LSENSE reference (1.207 V), package, and features | Targeted for 1.8 V/2.5 V system rails instead of 3.3 V; same battery-monitoring capability | Select when supervising lower-voltage logic rails while retaining identical Li-ion cell monitoring function |
| TLV809E33DBVR | Single-channel 3.3 V supervisor only; no LSENSE/HSENSE inputs; 1.6 µA supply current; same SOT-23-6 package | Lacks dual-sensing capability; suitable only for basic VDD monitoring without battery tracking | Choose for cost-sensitive, single-rail applications where battery voltage supervision is handled elsewhere |
Compared with TPS3806J20DBVT, the TPS3806I33DBVT provides higher VDD threshold alignment for 3.3 V systems, while TLV809E33DBVR offers lower quiescent current but sacrifices the critical dual-threshold architecture needed for integrated battery+system supervision.
Availability
TPS3806I33DBVT is available at Aetrix Electronics and suitable for portable medical devices, battery-powered IoT sensors, wearables, and industrial handheld equipment requiring stable component supply, long-term lifecycle support, and RoHS-compliant SOT-23 packaging.
Supply support for TPS3806I33DBVT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, energy efficiency, and design enablement.
The TPS3806 family is designed specifically for dual-rail voltage supervision in battery-critical applications, combining fixed and adjustable thresholds to simplify power integrity validation in portable and remote electronics.
FAQ
What is the exact VDD threshold voltage specification for TPS3806I33DBVT?
The TPS3806I33DBVT has a fixed VDD threshold of 3.0 V with a tolerance of ±22 mV over the full –40°C to +85°C temperature range. This value is factory-trimmed and specified in the Electrical Characteristics table under "VIT" for the TPS3806I33 variant. The threshold remains stable across supply voltages from 1.3 V to 6 V, and the device guarantees reset assertion down to VDD = 0.8 V during power-up. This makes the TPS3806I33DBVT suitable for robust 3.3 V system supervision.
How does the LSENSE input function in TPS3806I33DBVT, and what is its reference voltage?
The LSENSE input in the TPS3806I33DBVT monitors an external voltage divider connected to a battery or auxiliary rail, comparing it against an internal precision 1.207 V reference. Its nominal threshold is 1.207 V ±19 mV over temperature, with input bias current limited to ±25 nA - enabling high-impedance sensing networks that minimize battery drain. When the voltage at LSENSE falls below this threshold, the RSTSENSE output pulls low. This functionality allows the TPS3806I33DBVT to serve as a dedicated battery voltage supervisor alongside its fixed VDD monitoring.
Can TPS3806I33DBVT support programmable hysteresis, and how is it implemented?
Yes, the TPS3806I33DBVT supports programmable hysteresis via the HSENSE pin. An external resistor divider connected to HSENSE sets an upper trip point above the LSENSE threshold, defining a hysteresis window of 60 mV (for VIT < 2.5 V) or 90 mV (for VIT between 2.5 V and 3.5 V). This eliminates oscillation near threshold during slow voltage ramps - a critical feature for battery voltage monitoring in the TPS3806I33DBVT. No additional ICs or capacitors are required; hysteresis is purely resistor-programmable.
What are the absolute maximum ratings for TPS3806I33DBVT, and why is the 7 V limit on VDD important?
The absolute maximum rating for VDD on the TPS3806I33DBVT is 7 V, with a derating requirement: continuous operation above 70°C must not exceed 280 mW, and operation at 7 V is limited to ≤1000 hours total. Exceeding 7 V risks permanent damage due to junction breakdown. This limit is critical because the TPS3806I33DBVT is intended for low-voltage battery systems (1.3–6 V recommended operating range); applying unregulated adapter or surge voltages beyond 7 V violates absolute maximum conditions and voids reliability guarantees.
Is TPS3806I33DBVT pin-compatible with other members of the TPS3806 family, and what changes are needed for substitution?
Yes, all TPS3806 variants including TPS3806I33DBVT, TPS3806J20DBVT, and TPS3806I33DBVR share identical 6-pin SOT-23 (DBV) packaging and pinout - making them mechanically and electrically pin-compatible. Substitution requires only verification of threshold alignment: TPS3806J20DBVT uses 1.8 V VDD threshold instead of 3.0 V, so board-level firmware or system timing assumptions may need review. No PCB layout or schematic changes are needed for direct replacement within the same DBV package variant.
TPS3806I33DBVT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 3V, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 5µs Typical Propagation Delay
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
TPS3806I33DBVT FAQ
1.How can I place an order for TPS3806I33DBVT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3806I33DBVT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3806I33DBVT reliable?
The price and inventory of TPS3806I33DBVT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3806I33DBVT is usually 5 days.
3.What payment methods are accepted for TPS3806I33DBVT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3806I33DBVT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3806I33DBVT?
TPS3806I33DBVT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3806I33DBVT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3806I33DBVT?
For technical support, including TPS3806I33DBVT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3806I33DBVT requirements.
6.How does Aetrix verify that TPS3806I33DBVT is sourced from the original manufacturer or authorized distributors?
All TPS3806I33DBVT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3806I33DBVT meets industry standards.
7.What is the process for return or replacement of TPS3806I33DBVT?
All TPS3806I33DBVT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3806I33DBVT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3806I33DBVT part is unused and in its original packaging.
Return procedure for TPS3806I33DBVT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3806I33DBVT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

