Texas Instruments TPS3808EG33DBVR
- Part No.:
- TPS3808EG33DBVR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- SOT-23-6
- Datasheet:
-
TPS3808EG33DBVR.pdf
- Description:
- 600NA ULTRA-LOW QUIESCENT CURREN
- Quantity:
- Payment:

- Shipping:

Inventory:3,624
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3808EG33DBVR from Texas Instruments is a low-quiescent-current, fixed-threshold supervisory circuit designed to monitor 3.3V power rails and assert an open-drain RESET signal upon undervoltage detection. It features 1% typical threshold accuracy (3.07V), 0.6μA typical supply current, user-programmable reset delay from 1.25ms to 10s via external capacitor on CT pin, and operates across –40°C to +125°C. Used in rack server motherboards and surgical equipment for reliable power-on sequencing.
For engineers reviewing the TPS3808EG33DBVR datasheet, TPS3808EG33DBVR pinout, TPS3808EG33DBVR application, or TPS3808EG33DBVR equivalent, key selection considerations include its 3.07V undervoltage threshold, SOT-23-6 package compatibility with space-constrained PCB layouts, manual reset (MR) input for system-initiated resets, and precision timing control via CT pin configuration - all critical for battery-powered and industrial embedded designs requiring stable reset behavior under voltage transients.
Technical Context
The TPS3808EG33DBVR implements a precision comparator with 0.5% internal reference accuracy to detect SENSE voltage drops below 3.07V, triggering an open-drain RESET output. Its reset assertion is governed by dual inputs: SENSE voltage falling below VIT-(UV) or MR pin driven low (≤0.3×VDD), with hysteresis (1–2.5%) ensuring noise immunity.
Reset deassertion requires both SENSE > VIT + VHYS and MR > 0.7×VDD, followed by a programmable delay determined by charging a capacitor on CT via a 220nA internal current source. The device supports three delay modes: 20ms (CT open), 300ms (CT tied to VDD via 40–200kΩ), or 1.25ms–10s (CT–GND capacitor ≥130pF).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Threshold Voltage | 3.07V ±0.5% (VIT-(UV)), enabling accurate 3.3V rail monitoring with minimal false triggers |
| Quiescent Current | 0.6μA typical at 3.3V, supporting ultra-low-power operation in battery-backed systems |
| Reset Delay Range | 1.25ms to 10s via CT capacitor, allowing precise alignment with processor startup timing requirements |
| Operating Temperature | –40°C to +125°C junction temperature, qualified for automotive-grade and industrial environments |
| Output Type | Open-drain RESET with ≤400mV VOL at 1mA, compatible with mixed-voltage logic and pull-up to up to 6V |
| MR Input Pull-up | 90kΩ internal resistor, permitting direct GPIO connection without external biasing |
| SENSE Input Bias | ≤1.25μA leakage at 6V, minimizing loading on monitored voltage rails |
Pinout & Package
TPS3808EG33DBVR is housed in a compact 6-pin SOT-23 (DBV) package measuring 2.90mm × 1.60mm, optimized for high-density PCB layouts and reflow-compatible assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET | Open-drain reset output | Drives low during fault or manual reset; requires external pull-up (10kΩ–1MΩ) to define logic-high level and enable voltage translation above VDD |
| GND | Ground reference | Primary return path for internal circuitry and CT capacitor discharge; must be low-impedance and adjacent to decoupling capacitor |
| MR | Manual reset input | Active-low input with internal 90kΩ pull-up to VDD; asserts RESET when pulled ≤0.3×VDD, enabling system-level reset coordination |
| CT | Reset delay programming | Connects to GND via capacitor (≥130pF) to set delay time; open for 20ms or tied to VDD via resistor for 300ms |
| SENSE | Monitored voltage input | High-impedance input sensing external rail; triggers RESET when voltage falls below 3.07V; benefits from 1–10nF local bypass |
| VDD | Supply input | Power input (1.7–6V); requires 0.1μF ceramic capacitor placed close to pin to stabilize internal reference and reduce noise sensitivity |
Key Features
| Feature | Design Value |
|---|---|
| Fixed 3.3V threshold option | Eliminates external resistor divider, reducing BOM count and layout area while maintaining 1% accuracy over temperature |
| Ultra-low quiescent current | 0.6μA typical enables multi-year battery life in always-on monitoring applications such as smart meters and portable medical devices |
| Programmable reset delay | Wide 1.25ms–10s range accommodates diverse microprocessor power-up sequences without firmware modification |
| Separate SENSE and VDD pins | Allows independent monitoring of a different rail than the supervisor's supply (e.g., monitor 3.3V while powered from 5V), enhancing system flexibility |
| Glitch-immune MR input | 50ns glitch rejection prevents spurious resets from digital noise on the manual reset line, improving system reliability |
Applications
| Rack Server Motherboard | Electricity Meter |
|---|---|
Use Scenario: Monitors 3.3V auxiliary power rail supplying BMC, PCIe switches, and management controllers during cold start and brownout events. IC Role / Device Role / Timing Role: Supervisory circuit asserting open-drain RESET to hold processors in reset until stable 3.3V is confirmed, with 20ms fixed delay preventing premature release. Use Value: Prevents corrupted firmware execution during unstable power conditions, directly supporting IPMI-compliant power sequencing requirements. | Use Scenario: Ensures reliable boot of metrology SoC after battery backup activation or AC mains interruption in Class 0.2 electricity meters. IC Role / Device Role / Timing Role: Undervoltage detector on 3.3V rail powering ADC reference and real-time clock; asserts RESET during <3.07V dips lasting >1.25ms. Use Value: Guarantees meter data integrity by blocking measurement cycles until full rail stability is achieved, meeting IEC 62053-21 accuracy mandates. |
| DC-input BLDC Motor Drive | Surgical Equipment |
Use Scenario: Validates 3.3V logic supply before enabling gate drivers and current sensing in high-reliability motor control inverters. IC Role / Device Role / Timing Role: Power-on supervisor interfacing with MCU reset pin; uses CT capacitor for 100ms delay matching gate driver initialization sequence. Use Value: Avoids shoot-through faults by enforcing strict power-rail readiness prior to PWM generation, supporting functional safety goals per ISO 26262 ASIL-B. | Use Scenario: Provides fail-safe reset for FPGA-based imaging subsystems in portable ultrasound units operating from Li-ion batteries. IC Role / Device Role / Timing Role: Low-current (0.6μA) supervisor monitoring 3.3V domain; MR pin connected to emergency stop logic to force immediate system halt. Use Value: Meets IEC 60601-1 clause 15.3.2 for rapid, deterministic shutdown during critical fault conditions without draining backup power. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G33DBVR | Same pinout and 3.07V threshold, but higher 1.5μA max IDD and no AEC-Q100 qualification | Not rated for automotive temperature range; suitable only for commercial/industrial ambient conditions | Select when cost sensitivity outweighs extended temperature or ultra-low-power needs |
| MAX6326LT33D2T | Fixed 3.3V threshold, 1.6μA typical IDD, 200ms fixed delay, SOT-23-5 package (no MR pin) | Lacks manual reset input and programmable delay; limited timing flexibility for complex boot sequences | Choose for simple, cost-optimized designs where MR and adjustable delay are unnecessary |
Compared with TPS3808G33DBVR, the TPS3808EG33DBVR delivers lower quiescent current and extended temperature support; versus MAX6326LT33D2T, it adds MR functionality and wide delay programmability - making TPS3808EG33DBVR optimal for high-reliability, battery-sensitive, and timing-critical applications.
Availability
TPS3808EG33DBVR is available at Aetrix Electronics and suitable for rack server motherboard design, electricity meter production, and DC-input BLDC motor drive development requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for TPS3808EG33DBVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management, signal chain, and high-reliability ICs.
The TPS3808E product line was engineered for ultra-low-power, high-accuracy power-supply monitoring in mission-critical industrial, medical, and computing systems - emphasizing precision threshold stability, flexible reset timing, and robust operation across extreme temperatures.
FAQ
What is the exact undervoltage threshold voltage of the TPS3808EG33DBVR?
The TPS3808EG33DBVR has a nominal undervoltage threshold of 3.07V, with ±0.5% accuracy over temperature (–40°C to +125°C). This value corresponds to the 3.3V nominal supply rail and is factory-trimmed; it is specified as VIT-(UV) in the electrical characteristics table and applies to negative-going transitions on the SENSE pin. The TPS3808EG33DBVR does not require external resistors to achieve this threshold.
How is the reset delay time configured on the TPS3808EG33DBVR?
The TPS3808EG33DBVR supports three reset delay configurations via the CT pin: open circuit yields 20ms, connection to VDD through a 40–200kΩ resistor gives 300ms, and connection to GND via a capacitor (≥130pF) enables user-programmable delays from 1.25ms to 10s. The delay is generated by an internal 220nA current source charging the external capacitor; ceramic capacitors are required for accuracy. The TPS3808EG33DBVR datasheet provides Equation 1 for calculating CT value based on desired delay.
Does the TPS3808EG33DBVR have a manual reset (MR) input, and how is it used?
Yes, the TPS3808EG33DBVR includes a dedicated MR pin (Pin 3) that asserts RESET when driven to ≤0.3×VDD. It features an internal 90kΩ pull-up resistor to VDD, allowing direct connection to GPIO outputs without external biasing. When MR is low, RESET remains asserted regardless of SENSE voltage; deassertion occurs only after MR returns high, SENSE exceeds 3.07V + hysteresis, and the programmed delay expires. This capability makes the TPS3808EG33DBVR suitable for system-initiated resets in applications like surgical equipment emergency shutdown.
What package type and dimensions does the TPS3808EG33DBVR use?
The TPS3808EG33DBVR is packaged in a 6-pin SOT-23 (DBV) case with nominal body dimensions of 2.90mm × 1.60mm and a maximum height of 1.30mm. It is RoHS-compliant, lead-free (NiPdAu finish), and rated MSL Level-1 (unlimited floor life at ≤30°C/60% RH). The pinout follows standard SOT-23 orientation: RESET (1), GND (2), MR (3), CT (4), SENSE (5), VDD (6), as verified in the TI datasheet Figure 5-1 and Package Option Addendum.
Can the TPS3808EG33DBVR monitor a voltage rail different from its own supply voltage?
Yes, the TPS3808EG33DBVR supports independent SENSE and VDD rails: the SENSE pin monitors the 3.3V target rail (with 3.07V threshold), while VDD can be supplied from a separate 1.7–6V source (e.g., 5V or 12V converted down). This separation allows the TPS3808EG33DBVR to supervise critical logic rails even when its own supply is derived from a higher or more robust domain - a key advantage in multi-rail systems like rack server motherboards where 3.3V integrity must be validated independently of 5V or 12V supplies.
TPS3808EG33DBVR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Type:
- Monitor
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.07V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 180ms Minimum
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
TPS3808EG33DBVR FAQ
1.How can I place an order for TPS3808EG33DBVR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3808EG33DBVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3808EG33DBVR reliable?
The price and inventory of TPS3808EG33DBVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3808EG33DBVR is usually 5 days.
3.What payment methods are accepted for TPS3808EG33DBVR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3808EG33DBVR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3808EG33DBVR?
TPS3808EG33DBVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3808EG33DBVR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3808EG33DBVR?
For technical support, including TPS3808EG33DBVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3808EG33DBVR requirements.
6.How does Aetrix verify that TPS3808EG33DBVR is sourced from the original manufacturer or authorized distributors?
All TPS3808EG33DBVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3808EG33DBVR meets industry standards.
7.What is the process for return or replacement of TPS3808EG33DBVR?
All TPS3808EG33DBVR units undergo pre-shipment inspection (PSI). If there is an issue with TPS3808EG33DBVR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3808EG33DBVR part is unused and in its original packaging.
Return procedure for TPS3808EG33DBVR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3808EG33DBVR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
