Texas Instruments TPS3808G01DBVRG4
- Part No.:
- TPS3808G01DBVRG4
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- SOT-23-6
- Datasheet:
-
TPS3808G01DBVRG4.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:2,108
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3808G01DBVRG4 from Texas Instruments is a low-quiescent-current, adjustable-threshold supervisory circuit that monitors system supply voltages down to 0.405 V and asserts an open-drain RESET signal upon undervoltage or manual reset assertion. It delivers 0.5% threshold accuracy (≤3.3 V), 2.4 μA typical supply current, and user-programmable reset delay from 1.25 ms to 10 s via external capacitor on CT pin. It is used in battery-powered microcontroller systems requiring precise power-on reset timing.
For engineers reviewing the TPS3808G01DBVRG4 datasheet, TPS3808G01DBVRG4 pinout, TPS3808G01DBVRG4 application, or TPS3808G01DBVRG4 equivalent, key selection criteria include adjustable VIT ≥0.405 V, SOT-23-6 package compatibility, 20 ms / 300 ms fixed-delay options, –40°C to 125°C operation, and open-drain RESET with 0.4 V VOL at 1 mA.
Technical Context
The TPS3808G01DBVRG4 implements a precision voltage comparator with internal 0.405 V reference and 1.5–3% hysteresis to prevent chatter during threshold crossings. Its reset delay is generated by an internal 220 nA current source charging an external capacitor on the CT pin, enabling accurate timing from milliseconds to seconds without external oscillators.
It operates across 1.7–6.5 V supply range and supports dual reset triggers: SENSE voltage drop below VIT or logic-low assertion on MR pin, which features a 90 kΩ internal pull-up. The open-drain RESET output requires an external pull-up resistor (10 kΩ–1 MΩ) and tolerates voltages up to 6.5 V - independent of VDD.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIT Threshold | 0.405 V nominal; enables monitoring of ultra-low-voltage rails such as 0.5 V FPGA core supplies using external resistor divider. |
| IDD Quiescent Current | 2.4 μA typical at 3.3 V; extends battery life in always-on portable devices like medical sensors or IoT edge nodes. |
| Threshold Accuracy | ±0.5% typical for VIT ≤ 3.3 V; ensures reliable reset assertion without margin overdesign in precision power-rail monitoring. |
| Reset Delay Range | 1.25 ms to 10 s via CT capacitor; supports both fast microcontroller boot sequences and long FPGA configuration timeouts. |
| Operating Temperature | –40°C to 125°C junction; qualified for under-hood automotive modules and industrial PLCs with high ambient thermal stress. |
| RESET Output Type | Open-drain with 0.4 V max VOL at 1 mA; allows level-shifting to higher-voltage logic domains (e.g., 5 V MCU RESET input) using external pull-up. |
| VDD Range | 1.7 V to 6.5 V; powers directly from Li-ion battery (3.0–4.2 V), 3.3 V rail, or 5 V system bus without LDO. |
Pinout & Package
SOT-23-6 (DBV) package: 2.90 mm × 1.60 mm body, 0.95 mm height, gull-wing leads, RoHS-compliant NIPDAU/SN finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - RESET | Open-drain output | Asserts low during undervoltage or MR event; requires external pull-up; supports voltage translation beyond VDD. |
| 2 - GND | Ground reference | Primary return path for internal circuitry and CT capacitor discharge; must connect to low-impedance system ground plane. |
| 3 - MR | Manual reset input | Active-low trigger with 90 kΩ internal pull-up; enables system-initiated reset without external components. |
| 4 - CT | Delay timing control | Accepts open-circuit (20 ms), resistor-to-VDD (300 ms), or capacitor-to-GND (1.25 ms–10 s) for flexible timeout configuration. |
| 5 - SENSE | Monitoring input | High-impedance node (±25 nA bias) for direct connection to supply rail or resistor-divider output; immune to transients ≥100 ns at 5% overdrive. |
| 6 - VDD | Power supply input | Operates from 1.7–6.5 V; requires 0.1 μF ceramic decoupling capacitor placed within 2 mm for stable reference performance. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable VIT down to 0.405 V | Enables supervision of sub-1 V ASIC/FPGA core rails using external resistor divider without external reference. |
| Programmable reset delay (1.25 ms–10 s) | Eliminates need for discrete RC timers or dedicated delay ICs; reduces BOM count and layout area in space-constrained designs. |
| 0.5% VIT accuracy (≤3.3 V) | Reduces required voltage margin for reset assertion, allowing tighter supply regulation and improved system efficiency. |
| 2.4 μA typical IDD | Supports >10-year battery life in coin-cell-powered applications such as smart meters and wireless sensor nodes. |
| –40°C to 125°C operation | Validated for automotive engine control units (ECUs), industrial motor drives, and telecom base station power management. |
Applications
| Microcontroller Power-On Reset | Battery-Powered Wearables |
|---|---|
Use Scenario: Ensuring clean boot sequence for ARM Cortex-M4 MCU after Li-Po battery insertion or cold start. IC Role / Device Role / Timing Role: Supervisory circuit asserting RESET until 3.3 V rail stabilizes above 3.07 V and remains valid for 20 ms. Use Value: Prevents firmware execution from corrupted memory state by guaranteeing minimum VDD hold time before release. | Use Scenario: Maintaining reliable reset behavior in Bluetooth LE earbuds operating from 3.0–4.2 V single-cell battery. IC Role / Device Role / Timing Role: Monitoring 1.8 V LDO output with 0.405 V threshold (via divider) and 100 ms delay to accommodate battery voltage sag during RF transmit bursts. Use Value: Avoids brownout-induced crashes during peak current draw while minimizing quiescent current drain. |
| FPGA Configuration Monitoring | Automotive Body Control Module |
Use Scenario: Validating 1.0 V core rail stability before releasing FPGA configuration DONE signal. IC Role / Device Role / Timing Role: Adjustable-threshold supervisor tied to 1.0 V rail via R1/R2 divider; CT pin configured for 500 ms delay to match FPGA bitstream load time. Use Value: Guarantees configuration integrity by enforcing minimum power-good window prior to logic initialization. | Use Scenario: Supervising 5 V CAN transceiver supply and 3.3 V microcontroller I/O rail in door module ECU. IC Role / Device Role / Timing Role: Dual TPS3808G01DBVRG4 devices - one monitoring 5 V rail (R-divider set to 4.65 V), second monitoring 3.3 V rail (R-divider set to 3.07 V); both share common MR line. Use Value: Enables coordinated system reset across multiple voltage domains during ignition cycle transitions or load-dump events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G01DBVR | Same silicon, identical electrical specs; differs only in tape-and-reel packaging (3000 pcs vs 250 pcs) and RoHS marking suffix (G4 vs blank). | No functional difference; suitable for same PCB layouts and schematics. | Select TPS3808G01DBVR for standard production volumes; TPS3808G01DBVRG4 is functionally identical but shipped in different reel quantity and marking. |
| MAX6326UT29D3+ | Fixed 2.93 V threshold, 200 ms fixed delay, 1.5 μA IDD, SOT-23-5 package (no MR pin). | Lacks manual reset and adjustable delay; limited to single-rail 3.0 V systems without flexibility for multi-voltage domains. | Choose only if fixed 2.93 V threshold and absence of MR functionality align with design constraints; not a drop-in replacement. |
Compared with TPS3808G01DBVRG4, TPS3808G01DBVR offers identical performance in volume packaging, while MAX6326UT29D3+ trades programmability for lower quiescent current and smaller footprint - making it viable only for simple, fixed-threshold applications where MR and delay tuning are unnecessary.
Availability
TPS3808G01DBVRG4 is available at Aetrix Electronics and suitable for battery-powered wearables, automotive body electronics, industrial PLCs, FPGA power sequencing, and medical sensor nodes requiring stable component supply across extended temperature and long-life deployments.
Supply support for TPS3808G01DBVRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in power management, signal chain, and microcontrollers.
The TPS3808 family is designed for precision voltage monitoring in resource-constrained systems, targeting applications demanding ultra-low IDD, wide VDD range, and field-programmable reset timing - especially in portable, automotive, and industrial environments.
FAQ
What is the exact threshold voltage of TPS3808G01DBVRG4 and how is it set?
The TPS3808G01DBVRG4 has a factory-set internal reference of 0.405 V, enabling adjustable monitoring thresholds down to this value using an external resistor divider on the SENSE pin. Unlike fixed-threshold variants (e.g., TPS3808G33), it does not monitor a specific rail directly - instead, it compares the divided-down input against 0.405 V. This allows precise supervision of any rail ≥0.405 V, including 0.5 V, 0.8 V, or 1.0 V supplies, when paired with appropriate R1/R2 values per the formula VIT = 0.405 × (1 + R1/R2).
Can TPS3808G01DBVRG4 be used with a 1.2 V supply rail?
Yes, TPS3808G01DBVRG4 can supervise a 1.2 V rail by connecting it directly to the SENSE pin - no resistor divider is needed since 1.2 V exceeds the 0.405 V internal reference. The device will assert RESET when the 1.2 V rail drops below its calculated threshold (e.g., 1.2 V × 0.95 = 1.14 V with 5% hysteresis). Operation is guaranteed across 1.7–6.5 V VDD, so powering the TPS3808G01DBVRG4 from the same 1.2 V rail is not supported; a higher auxiliary supply (e.g., 3.3 V) must be used for VDD.
What are the valid configurations for the CT pin on TPS3808G01DBVRG4?
The CT pin on TPS3808G01DBVRG4 supports three validated configurations: (1) left open for 20 ms typical delay, (2) connected to VDD via a 40–200 kΩ resistor for 300 ms typical delay, or (3) connected to GND through a ≥100 pF capacitor for user-adjustable delay from 1.25 ms to 10 s. Ceramic capacitors are recommended due to low leakage; stray capacitance must be minimized, and the CT node must be routed away from noisy signals to avoid timing inaccuracy.
Does TPS3808G01DBVRG4 support manual reset triggering, and how is it implemented?
Yes, TPS3808G01DBVRG4 includes a dedicated MR (manual reset) input (Pin 3) that asserts RESET when driven to logic low (≤0.3 × VDD). The pin features a 90 kΩ internal pull-up to VDD, so it may be left unconnected if unused. When active, MR overrides SENSE monitoring - RESET remains asserted until both MR returns high and SENSE exceeds VIT + hysteresis, followed by the full programmed delay period. This enables pushbutton resets, watchdog timeouts, or system-level fault recovery.
What is the maximum allowable voltage on the RESET pin of TPS3808G01DBVRG4?
TPS3808G01DBVRG4 RESET pin supports voltages up to 6.5 V regardless of VDD level, due to its open-drain architecture and internal clamp structure. This allows direct interfacing with higher-voltage logic families (e.g., 5 V MCUs) using an external pull-up resistor - no level shifter required. However, the pull-up resistor must be ≥10 kΩ to limit current into the RESET driver, and total sink current should not exceed 5 mA per absolute maximum ratings.
TPS3808G01DBVRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
TPS3808G01DBVRG4 FAQ
1.How can I place an order for TPS3808G01DBVRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3808G01DBVRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3808G01DBVRG4 reliable?
The price and inventory of TPS3808G01DBVRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3808G01DBVRG4 is usually 5 days.
3.What payment methods are accepted for TPS3808G01DBVRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3808G01DBVRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3808G01DBVRG4?
TPS3808G01DBVRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3808G01DBVRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3808G01DBVRG4?
For technical support, including TPS3808G01DBVRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3808G01DBVRG4 requirements.
6.How does Aetrix verify that TPS3808G01DBVRG4 is sourced from the original manufacturer or authorized distributors?
All TPS3808G01DBVRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3808G01DBVRG4 meets industry standards.
7.What is the process for return or replacement of TPS3808G01DBVRG4?
All TPS3808G01DBVRG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3808G01DBVRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3808G01DBVRG4 part is unused and in its original packaging.
Return procedure for TPS3808G01DBVRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3808G01DBVRG4 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

