Texas Instruments TPS3808G01DRVT
- Part No.:
- TPS3808G01DRVT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WDFN Exposed Pad
- Datasheet:
-
TPS3808G01DRVT.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:1,961
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3808G01DRVT from Texas Instruments is a low-quiescent-current, adjustable-threshold supervisory circuit that monitors system voltages down to 0.405 V and asserts an open-drain RESET signal upon undervoltage or manual reset assertion. It delivers 0.5% threshold accuracy (≤3.3 V), 2.4 μA typical supply current, and user-programmable reset delay from 1.25 ms to 10 s via external capacitor on CT pin - enabling precise power-on reset control in battery-powered microcontroller systems.
For engineers reviewing the TPS3808G01DRVT datasheet, TPS3808G01DRVT pinout, TPS3808G01DRVT application, or TPS3808G01DRVT equivalent, key selection considerations include its adjustable 0.405 V sense threshold, SOT-23-6 package compatibility, –40°C to 125°C operating range, open-drain RESET output with 0.4 V max VOL at 1 mA, and MR input with 90 kΩ internal pullup - all critical for reliable embedded system reset sequencing.
Technical Context
The TPS3808G01DRVT implements a precision voltage comparator with built-in hysteresis (1.5–3% of VIT) and an on-chip 220 nA current source that charges the external CT capacitor to generate programmable reset delay. Its SENSE input accepts any monitored rail ≥0.405 V via external resistor divider, while the MR input supports logic-level reset initiation with internal 90 kΩ pullup.
RESET assertion is governed by dual conditions: SENSE falling below VIT or MR driven low. Deassertion requires both SENSE > VIT + VHYS and MR high, followed by the full CT-programmed delay. The device operates across 1.7–6.5 V VDD and maintains 2.4 μA typical IDD independent of CT configuration - confirming true low-power supervision architecture.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Current | 2.4 μA typical at 3.3 V - enables multi-year battery life in always-on monitoring applications |
| Threshold Accuracy | ±0.5% typical for VIT ≤ 3.3 V - ensures precise reset point alignment with core voltage rails |
| Adjustable Threshold | 0.405 V minimum - supports ultra-low-voltage SoC and FPGA core monitoring via external divider |
| Reset Delay Range | 1.25 ms to 10 s via CT capacitor - provides design flexibility for diverse processor boot timing requirements |
| Operating Temperature | –40°C to 125°C - qualified for automotive under-hood and industrial embedded environments |
| Output Type | Open-drain RESET - allows level-shifting up to 6.5 V and wired-OR reset bus implementation |
| VDD Range | 1.7 V to 6.5 V - compatible with single-cell Li-ion, 3.3 V, and 5 V system supplies |
Pinout & Package
TPS3808G01DRVT is packaged in a 6-pin SOT-23 (DBV) with 2.90 mm × 1.60 mm body size and standard lead finish. Pin 1 is RESET (open-drain output), Pin 2 is GND, Pin 3 is MR (manual reset input), Pin 4 is CT (delay programming), Pin 5 is SENSE (voltage monitor input), and Pin 6 is VDD (supply input).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET (Pin 1) | Open-drain output | Drives low during reset assertion; requires external pullup (10 kΩ–1 MΩ) to set logic-high voltage and enable level translation |
| GND (Pin 2) | Ground reference | Primary return path for internal circuitry and CT capacitor discharge; must connect to low-impedance system ground plane |
| MR (Pin 3) | Manual reset input | Logic-low active input with 90 kΩ internal pullup to VDD - eliminates need for external pullup when unused |
| CT (Pin 4) | Delay timing control | Connects to external capacitor (≥100 pF) to program reset timeout; internal 220 nA current source charges CT to 1.23 V for delay expiration |
| SENSE (Pin 5) | Monitored voltage input | High-impedance comparator input (±25 nA bias) - accepts direct connection or resistor-divider network for sub-1 V rail monitoring |
| VDD (Pin 6) | Power supply | 1.7–6.5 V input requiring local 0.1 μF ceramic decoupling - powers internal reference, comparator, and timer circuits |
Key Features
| Feature | Design Value |
|---|---|
| Programmable reset delay | 1.25 ms–10 s via external CT capacitor - replaces fixed-delay variants and reduces BOM count |
| Ultra-low quiescent current | 2.4 μA typical - extends battery runtime in portable medical, IoT sensor, and wearables without compromising supervision integrity |
| Precision adjustable threshold | 0.405 V minimum with ±0.5% accuracy - enables accurate monitoring of modern sub-1 V processor cores and memory rails |
| Integrated MR pullup | 90 kΩ internal resistor - eliminates discrete component and PCB space for manual reset interface in most designs |
| Wide temperature operation | –40°C to 125°C junction range - supports deployment in automotive engine control units and industrial motor drives |
Applications
| Microcontroller Power Sequencing | Battery-Powered IoT Sensors |
|---|---|
Use Scenario: Ensuring clean startup of ARM Cortex-M microcontrollers after cold battery insertion or brownout recovery. IC Role / Device Role / Timing Role: Supervisory circuit asserting open-drain RESET until VDD stabilizes above 1.7 V and SENSE exceeds 0.405 V with 20 ms delay. Use Value: Prevents firmware corruption by guaranteeing CPU remains held in reset until all internal regulators and clocks are stable. | Use Scenario: Maintaining reliable wake-up and data transmission in LPWAN nodes powered by coin-cell batteries. IC Role / Device Role / Timing Role: Low-current (2.4 μA) voltage supervisor monitoring 1.8 V LDO output and triggering MCU reset on deep discharge. Use Value: Extends usable battery life beyond 5 years while ensuring deterministic restart after voltage sag caused by RF transmission bursts. |
| FPGA Configuration Integrity | Automotive Infotainment Power Management |
Use Scenario: Validating core voltage stability before releasing FPGA configuration reset to prevent bitstream load failure. IC Role / Device Role / Timing Role: Adjustable-threshold supervisor (0.405 V) monitoring 0.85 V FPGA core rail with 100 ms CT-programmed delay. Use Value: Eliminates configuration errors due to premature release of PROG_B or INIT_B signals during power ramp. | Use Scenario: Coordinating power-up sequence of display controller, audio codec, and application processor in head-unit systems. IC Role / Device Role / Timing Role: Dual-rail supervisor using MR input to synchronize reset across multiple ICs after main 5 V supply reaches regulation. Use Value: Avoids bus contention and I²C lockup by enforcing strict inter-IC reset timing alignment per AEC-Q100 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G01DBVR | SOT-23-6 package, same electrical specs, tape-and-reel (3000 pcs) vs cut-tape (250 pcs) | Identical functionality; optimized for high-volume automated assembly | Select for production runs requiring standard reel packaging and RoHS-compliant NIPDAU finish |
| MAX6326UT29D3+T | Fixed 2.93 V threshold, 20 ms factory-set delay, 3.5 μA quiescent current, SC70-5 package | Lacks adjustable threshold and programmable delay; suited for simple 3.3 V rail monitoring only | Choose when design requires minimal footprint and fixed timing, accepting loss of configurability and higher IDD |
Compared with TPS3808G01DRVT, TPS3808G01DBVR offers identical supervision performance in a volume-optimized reel format, while MAX6326UT29D3+T trades adjustability and ultra-low current for smaller size and lower unit cost in fixed-threshold applications.
Availability
TPS3808G01DRVT is available at Aetrix Electronics and suitable for microcontroller power sequencing, battery-powered IoT sensors, FPGA configuration integrity, and automotive infotainment power management requiring stable component supply across extended product lifecycles.
Supply support for TPS3808G01DRVT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with over 90,000 products serving industrial, automotive, and personal electronics markets.
The TPS3808 family is designed specifically for precision voltage supervision in resource-constrained embedded systems - emphasizing ultra-low quiescent current, wide input voltage range, and flexible reset timing to meet stringent power and reliability requirements.
FAQ
What is the minimum adjustable threshold voltage supported by the TPS3808G01DRVT?
The TPS3808G01DRVT supports a minimum adjustable threshold voltage of 0.405 V on its SENSE pin. This is achieved using an external resistor divider network connected to the SENSE input, allowing precise monitoring of ultra-low-voltage rails such as modern FPGA cores and advanced SoC domains. The device maintains ±0.5% threshold accuracy for VIT ≤ 3.3 V, ensuring reliable reset behavior even at this minimum setting. TPS3808G01DRVT's internal reference and comparator architecture enable this capability without external components beyond the divider resistors.
How does the CT pin configure the reset delay time in the TPS3808G01DRVT?
The CT pin on the TPS3808G01DRVT controls reset delay through three distinct configurations: leaving CT open yields a fixed 20 ms delay; connecting CT to VDD via a 40–200 kΩ resistor sets a 300 ms delay; and connecting CT to GND via a ≥100 pF capacitor enables user-programmable delays from 1.25 ms to 10 s. An internal 220 nA current source charges the capacitor to 1.23 V to determine timeout. TPS3808G01DRVT's CT pin requires low-leakage ceramic capacitors and minimal stray capacitance to maintain timing accuracy across temperature.
Does the TPS3808G01DRVT require an external pullup resistor on the RESET pin?
Yes, the TPS3808G01DRVT requires an external pullup resistor on the RESET pin because it features an open-drain output. A resistor between 10 kΩ and 1 MΩ must be connected from RESET to the desired logic-high voltage rail - which may be higher than VDD (up to 6.5 V) to interface with processors having different I/O voltage levels. Without this pullup, the RESET signal cannot achieve a valid high state. TPS3808G01DRVT's open-drain architecture enables wired-OR reset busing and level translation, but depends entirely on the external resistor for proper logic-level definition.
What is the function of the MR pin on the TPS3808G01DRVT and how is it biased?
The MR (Manual Reset) pin on the TPS3808G01DRVT is a logic-low active input that forces RESET assertion regardless of SENSE voltage. It is internally biased with a 90 kΩ pullup resistor to VDD, so the pin can be left floating if manual reset functionality is not required - eliminating the need for an external pullup. Driving MR below 0.3×VDD asserts RESET, and deassertion occurs only after MR returns high, SENSE exceeds VIT + VHYS, and the full CT-programmed delay expires. TPS3808G01DRVT's MR pin supports system-level reset coordination, such as initiating recovery after watchdog timeout or user button press.
What package type and dimensions does the TPS3808G01DRVT use?
The TPS3808G01DRVT uses the SOT-23-6 (DBV) package with nominal body dimensions of 2.90 mm × 1.60 mm and a maximum height of 1.30 mm. This surface-mount package features gull-wing leads, RoHS-compliant NIPDAU lead finish, and is rated for moisture sensitivity level 1 (260°C peak reflow). The pinout is standardized: Pin 1 = RESET, Pin 2 = GND, Pin 3 = MR, Pin 4 = CT, Pin 5 = SENSE, Pin 6 = VDD. TPS3808G01DRVT's compact SOT-23 footprint enables high-density PCB layouts while maintaining manufacturability in standard reflow processes.
TPS3808G01DRVT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (2x2)
TPS3808G01DRVT FAQ
1.How can I place an order for TPS3808G01DRVT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3808G01DRVT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3808G01DRVT reliable?
The price and inventory of TPS3808G01DRVT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3808G01DRVT is usually 5 days.
3.What payment methods are accepted for TPS3808G01DRVT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3808G01DRVT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3808G01DRVT?
TPS3808G01DRVT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3808G01DRVT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3808G01DRVT?
For technical support, including TPS3808G01DRVT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3808G01DRVT requirements.
6.How does Aetrix verify that TPS3808G01DRVT is sourced from the original manufacturer or authorized distributors?
All TPS3808G01DRVT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3808G01DRVT meets industry standards.
7.What is the process for return or replacement of TPS3808G01DRVT?
All TPS3808G01DRVT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3808G01DRVT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3808G01DRVT part is unused and in its original packaging.
Return procedure for TPS3808G01DRVT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3808G01DRVT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

