Texas Instruments TPS3808G01QDBVRQ1
- Part No.:
- TPS3808G01QDBVRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- SOT-23-6
- Datasheet:
-
TPS3808G01QDBVRQ1.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:5,095
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3808G01QDBVRQ1 from Texas Instruments is an automotive-grade programmable-delay supervisory circuit that monitors system voltages down to 0.405 V, delivers 0.5% threshold accuracy, supports 1.25 ms–10 s user-adjustable reset delay via external capacitor, and features open-drain RESET output with 2.4 μA typical quiescent current - used for power-on reset in automotive radar and DSP subsystems.
For engineers reviewing the TPS3808G01QDBVRQ1 datasheet, TPS3808G01QDBVRQ1 pinout, TPS3808G01QDBVRQ1 application, or TPS3808G01QDBVRQ1 equivalent, key selection criteria include adjustable low-voltage sensing (≥0.405 V), AEC-Q100 qualification, SOT-23-6 packaging, CT-pin-based delay programming, and manual reset (MR) input compatibility with microcontroller GPIOs.
Technical Context
The TPS3808G01QDBVRQ1 implements a precision voltage comparator with internal 0.405 V reference and 1.5–3% hysteresis, enabling stable monitoring of sub-1 V rails such as VCORE or I/O supplies. Its reset assertion logic responds to either SENSE voltage drop below VIT or MR pin pull-down, with deassertion delayed by an on-chip 220 nA current source charging an external CT capacitor.
It operates across –40°C to +125°C, accepts 1.8–6.5 V supply, and uses internal 90 kΩ MR pullup and <25 nA SENSE input bias current - ensuring minimal loading on monitored rails and compatibility with high-impedance divider networks for custom threshold setting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Threshold Voltage (VIT) | 0.405 V nominal - enables monitoring of ultra-low-voltage rails like 0.5 V FPGA core supplies using external resistor divider. |
| Threshold Accuracy | ±0.5% typical for VIT ≤3.3 V - ensures reliable reset assertion without margin overdesign in safety-critical automotive systems. |
| Quiescent Current (IDD) | 2.4 μA typical at 3.3 V - extends battery life in always-on vehicle modules such as ADAS domain controllers. |
| Reset Delay Range | 1.25 ms to 10 s - programmable via CT pin capacitor (≥100 pF), supporting both fast boot sequences and long power-rail stabilization periods. |
| Operating Temperature | –40°C to +125°C junction - fully qualified for under-hood automotive applications per AEC-Q100 Grade 1. |
| Output Type | Open-drain RESET - allows level-shifting, wired-OR reset bus configuration, and pullup to higher voltage than VDD (e.g., 5 V reset rail). |
| ESD Rating (HBM) | ±2000 V - meets AEC-Q100-002 requirements for robustness in automotive assembly and field environments. |
Pinout & Package
SOT-23-6 package (2.90 mm × 1.60 mm body), surface-mount, lead-free, RoHS-compliant, with exposed thermal pad not connected in DBV variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: RESET | Open-drain output | Asserts active-low reset signal; requires external pullup (10 kΩ–1 MΩ) to define logic-high voltage and sink capability. |
| 2: GND | Ground reference | Primary return path for internal circuitry and CT capacitor discharge; must connect to low-impedance system ground plane. |
| 3: MR | Manual reset input | Active-low trigger; internally pulled up to VDD (90 kΩ); drives processor GPIO or pushbutton for system-initiated reset. |
| 4: CT | Delay timing control | Connects to external capacitor (≥100 pF) to set reset timeout; floating = 20 ms, tied to VDD via 40–200 kΩ = 300 ms. |
| 5: SENSE | Voltage monitoring input | High-impedance node (≤25 nA bias) for direct or resistor-divider connection to monitored rail; immune to transients ≤20 μs. |
| 6: VDD | Supply input | Accepts 1.8–6.5 V; requires local 0.1 μF ceramic decoupling capacitor placed adjacent to pin per analog layout best practice. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable threshold down to 0.405 V | Enables precise supervision of modern sub-1 V digital cores (e.g., 0.6 V AI accelerators) without external op-amps or references. |
| Programmable reset delay (1.25 ms–10 s) | Eliminates need for discrete RC timers or firmware delays; supports diverse power-up sequencing across multi-rail SoCs. |
| 0.5% VIT accuracy over temperature | Reduces required voltage margin in safety-critical systems, lowering risk of premature or missed reset assertions. |
| AEC-Q100 Grade 1 qualification | Validated for automotive use including engine control, ADAS, and infotainment - covers reliability, ESD, and thermal stress testing. |
| 2.4 μA quiescent current | Permits integration into always-on domains (e.g., vehicle wake-up logic) without compromising battery drain budgets. |
Applications
| Automotive Radar Module | DSP-Based Telematics Unit |
|---|---|
Use Scenario: Monitors 1.0 V FPGA core supply during cold cranking when battery dips to 6 V, ensuring clean reset before signal processing initialization. IC Role / Device Role / Timing Role: Voltage supervisor asserting open-drain RESET after 100 ms delay to allow LDO stabilization and clock lock. Use Value: Prevents corrupted FFT calculations due to marginal core voltage by enforcing minimum valid VDD hold time before release. | Use Scenario: Supervises dual 1.2 V and 3.3 V rails powering TI C6000 DSP and CAN transceiver in fleet management gateway. IC Role / Device Role / Timing Role: Single IC providing coordinated reset with independent SENSE inputs (via dividers) and shared MR line for firmware-triggered recovery. Use Value: Reduces BOM count vs discrete supervisors while maintaining AEC-Q100 compliance across all monitored rails. |
| FPGA Configuration Controller | ADAS Domain Controller Boot Sequencer |
Use Scenario: Ensures 0.85 V FPGA configuration voltage remains stable for ≥500 ms post-power-up before releasing PROG_B. IC Role / Device Role / Timing Role: Adjustable-threshold supervisor using TPS3808G01QDBVRQ1 with R1/R2 divider to set exact 0.85 V trip point. Use Value: Guarantees bitstream integrity by preventing configuration start until rail settles within ±1% of target. | Use Scenario: Coordinates reset timing between radar SoC, camera ISP, and central MCU during ignition cycle with varying rail ramp rates. IC Role / Device Role / Timing Role: Centralized reset arbiter using MR input to synchronize deassertion across multiple downstream supervisors. Use Value: Eliminates race conditions in multi-processor boot by enforcing deterministic, cascaded reset release order. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G12QDBVRQ1 | Fixed 1.12 V threshold; no external resistor divider needed for 1.2 V rails. | Optimized for standard 1.2 V core supplies; eliminates design effort for divider calculation and layout. | Select when monitoring fixed 1.2 V rails without need for sub-1 V flexibility. |
| MAX6375US29D3+T | Fixed 2.93 V threshold; 3.5 μA quiescent current; only 200 ms fixed delay option. | Limited to mid-range voltage rails; lacks programmable delay and ultra-low IQ for battery-sensitive designs. | Consider only for non-automotive, cost-sensitive industrial applications where AEC-Q100 and wide delay range are not required. |
Compared with TPS3808G12QDBVRQ1 and MAX6375US29D3+T, the TPS3808G01QDBVRQ1 uniquely supports sub-0.5 V monitoring with full delay programmability and automotive qualification - making it the sole choice for next-gen low-voltage ADAS SoCs requiring precise, configurable reset behavior.
Availability
TPS3808G01QDBVRQ1 is available at Aetrix Electronics and suitable for automotive radar, ADAS domain controllers, and DSP-based telematics units requiring stable component supply across extended temperature and lifecycle requirements.
Supply support for TPS3808G01QDBVRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in automotive, industrial, and personal electronics markets.
The TPS3808Gxx-Q1 product line delivers AEC-Q100-qualified supervisory circuits optimized for automotive power sequencing, featuring ultra-low IQ, high-accuracy thresholds, and flexible delay programming for radar, vision, and domain controller applications.
FAQ
What is the minimum detectable voltage threshold for TPS3808G01QDBVRQ1?
The TPS3808G01QDBVRQ1 has a nominal internal reference of 0.405 V, enabling it to monitor system voltages as low as 0.405 V directly - or lower via external resistor divider. When used with R1/R2 network, the effective threshold is calculated as VIT = (1 + R1/R2) × 0.405 V, allowing precise setting for rails like 0.5 V or 0.6 V. This capability is unique to the TPS3808G01QDBVRQ1 within the family and is confirmed in the device comparison table and Figure 10 of the SBVS085J datasheet.
How is the reset delay time configured on TPS3808G01QDBVRQ1?
The reset delay on TPS3808G01QDBVRQ1 is configured via the CT pin: leaving CT open yields ~20 ms delay; connecting CT to VDD through a 40–200 kΩ resistor gives ~300 ms; connecting CT to GND via capacitor (≥100 pF) enables user-programmable delay from 1.25 ms to 10 s. The delay is generated by an internal 220 nA current source charging the capacitor to 1.23 V. Equation 1 in the datasheet (Delay (s) = CT (nF) × 10⁻⁹ × 175 − 0.5 × 10⁻³) applies for accurate sizing - verified in Section 8.3.4 and Figure 13.
Is TPS3808G01QDBVRQ1 compatible with 1.8 V supply operation?
Yes, TPS3808G01QDBVRQ1 operates with VDD from 1.8 V to 6.5 V per Recommended Operating Conditions (Section 7.3). At 1.8 V, it maintains full functionality: SENSE input accepts 0–VDD range, MR logic thresholds scale to 0.3×VDD/0.7×VDD, and RESET output VOL remains ≤0.3 V (IOL = 0.4 mA). Electrical Characteristics Table (Section 7.5) confirms IDD = 2.4 μA typical and VIT accuracy holds - making it suitable for low-voltage automotive modules powered from 1.8 V LDOs.
Does TPS3808G01QDBVRQ1 require an external pullup resistor on the RESET pin?
Yes, TPS3808G01QDBVRQ1 features an open-drain RESET output and requires an external pullup resistor (10 kΩ to 1 MΩ) to define the logic-high voltage level and sink current during assertion. The pullup may connect to VDD or a higher rail (e.g., 5 V) since RESET is not clamped - enabling level translation. This requirement is explicitly stated in Pin Functions (Section 6) and Figure 14/15 typical applications, and omission causes undefined reset state during deassertion.
What automotive qualification does TPS3808G01QDBVRQ1 meet?
TPS3808G01QDBVRQ1 is qualified per AEC-Q100 Grade 1, covering operating temperature (–40°C to +125°C), reliability testing (HTOL, TC, UHAST), ESD (HBM ±2000 V, CDM ±500 V), and manufacturing flow controls. This is documented in the Features section, Device Information table, and ESD Ratings (Section 7.2) of SBVS085J. The "-Q1" suffix denotes full automotive qualification - distinct from commercial versions - and applies to both SOT-23 (DBV) and WSON (DRV) packages.
TPS3808G01QDBVRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
TPS3808G01QDBVRQ1 FAQ
1.How can I place an order for TPS3808G01QDBVRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3808G01QDBVRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3808G01QDBVRQ1 reliable?
The price and inventory of TPS3808G01QDBVRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3808G01QDBVRQ1 is usually 5 days.
3.What payment methods are accepted for TPS3808G01QDBVRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3808G01QDBVRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3808G01QDBVRQ1?
TPS3808G01QDBVRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3808G01QDBVRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3808G01QDBVRQ1?
For technical support, including TPS3808G01QDBVRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3808G01QDBVRQ1 requirements.
6.How does Aetrix verify that TPS3808G01QDBVRQ1 is sourced from the original manufacturer or authorized distributors?
All TPS3808G01QDBVRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3808G01QDBVRQ1 meets industry standards.
7.What is the process for return or replacement of TPS3808G01QDBVRQ1?
All TPS3808G01QDBVRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3808G01QDBVRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3808G01QDBVRQ1 part is unused and in its original packaging.
Return procedure for TPS3808G01QDBVRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3808G01QDBVRQ1 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

