Texas Instruments TPS3808G12DRVR
- Part No.:
- TPS3808G12DRVR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WDFN Exposed Pad
- Datasheet:
-
TPS3808G12DRVR.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:2,183
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3808G12DRVR from Texas Instruments is a low-quiescent-current, programmable-delay supervisory circuit designed to monitor 1.2 V system rails and assert an open-drain RESET signal when the SENSE voltage drops below 1.12 V. It delivers 0.5% threshold accuracy, 2.4 μA typical supply current, and user-adjustable reset delay from 1.25 ms to 10 s-enabling reliable power-on reset in battery-powered microcontroller systems.
For engineers reviewing the TPS3808G12DRVR datasheet, TPS3808G12DRVR pinout, TPS3808G12DRVR application, or TPS3808G12DRVR equivalent, key selection considerations include its fixed 1.12 V threshold for 1.2 V rails, WSON-6 (2 mm × 2 mm) package with thermal pad, –40°C to 125°C operation, manual reset (MR) input, and compatibility with high-impedance pull-up configurations up to 6.5 V.
Technical Context
The TPS3808G12DRVR implements a precision bandgap reference and comparator architecture to achieve ±0.5% threshold accuracy over temperature for VIT ≤ 3.3 V. Its internal 220 nA current source charges an external capacitor on the CT pin to set delay time, with three configuration modes: open (20 ms), resistor-to-VDD (300 ms), or capacitor-to-GND (1.25 ms–10 s).
It operates across 1.7 V–6.5 V supply range and features hysteresis (1%–2.5% of VIT) on the SENSE input to prevent chatter during slow-rising/falling rail transitions. The MR pin includes a 90 kΩ internal pull-up, and RESET output is open-drain with 0.4 V max VOL at 1 mA, supporting level-shifted reset signaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Threshold Voltage | 1.12 V nominal; enables precise monitoring of 1.2 V core rails with ±0.5% accuracy over –40°C to 125°C. |
| Quiescent Current | 2.4 μA typical; supports multi-year battery life in always-on portable devices without compromising supervision integrity. |
| Reset Delay Range | 1.25 ms to 10 s; configurable via CT pin capacitor (≥100 pF), enabling alignment with processor boot timing requirements. |
| Supply Voltage Range | 1.7 V to 6.5 V; allows direct connection to diverse rails (e.g., 1.8 V I/O, 3.3 V logic, 5 V peripherals) without external regulation. |
| Output Type | Open-drain RESET; permits wired-OR configuration, voltage-level translation up to 6.5 V, and flexible pull-up resistor selection (10 kΩ–1 MΩ). |
| Operating Temperature | –40°C to 125°C junction; qualified for automotive under-hood, industrial control, and extended-temperature embedded applications. |
| ESD Rating | ±2000 V HBM; ensures robustness during PCB handling and assembly in high-volume manufacturing environments. |
Pinout & Package
TPS3808G12DRVR is packaged in a 6-pin WSON (DRV) with 2.00 mm × 2.00 mm body size and exposed thermal pad. The package supports fine-pitch PCB layout and enhanced thermal dissipation via ground-plane connection to the thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET | Open-drain output | Asserts low during fault or manual reset; requires external pull-up; supports voltage levels beyond VDD (up to 6.5 V). |
| GND | Ground reference | Primary return path for internal circuitry and thermal pad; must be connected to low-impedance system ground plane. |
| MR | Manual reset input | Logic-low assertion forces RESET; internally pulled up to VDD at 90 kΩ-can be left floating if unused. |
| CT | Delay timing control | Connects to external capacitor (≥100 pF) to program delay; open = 20 ms, tied to VDD = 300 ms. |
| SENSE | Monitored voltage input | Direct connection to 1.2 V rail; senses drop below 1.12 V with built-in hysteresis to reject noise-induced false triggers. |
| VDD | Power supply input | Accepts 1.7–6.5 V; requires local 0.1 μF ceramic decoupling capacitor for stable reference operation. |
Key Features
| Feature | Design Value |
|---|---|
| Precision 1.12 V threshold | Enables accurate supervision of 1.2 V FPGA cores and DSP voltage domains without external resistive dividers. |
| 2.4 μA quiescent current | Reduces standby power in always-on IoT nodes-e.g., extends CR2032 battery life from months to >5 years in low-duty-cycle sensors. |
| Programmable delay (1.25 ms–10 s) | Allows exact matching to processor reset hold-time specifications, avoiding premature release or excessive boot delays. |
| –40°C to 125°C operation | Supports deployment in harsh environments such as motor control enclosures, automotive infotainment, and industrial PLCs. |
| Open-drain RESET with 6.5 V tolerance | Permits single RESET net across mixed-voltage subsystems (e.g., 1.2 V core + 3.3 V I/O + 5 V interface) using one pull-up resistor. |
Applications
| Processor Power Sequencing | Battery-Powered Edge Node |
|---|---|
Use Scenario: Coordinating startup sequence between 1.2 V core and 3.3 V I/O rails in an ARM-based SoC design. IC Role / Device Role / Timing Role: Monitors 1.2 V VCORE rail and asserts RESET until stable; delay set to 100 ms to ensure LDO settling before releasing processor reset. Use Value: Prevents illegal instruction execution due to premature core voltage ramp, eliminating boot failures in field-deployed units. | Use Scenario: Enabling ultra-low-power wake-up in a wireless sensor node powered by a Li-SOCl₂ cell. IC Role / Device Role / Timing Role: Supervises 1.2 V regulator output; uses 20 ms fixed delay (CT open) and draws only 2.4 μA during 99.9% sleep duty cycle. Use Value: Extends operational lifetime beyond 10 years while guaranteeing deterministic reset behavior after brownout events. |
| FPGA Configuration Integrity | Industrial Motor Drive Controller |
Use Scenario: Validating 1.2 V auxiliary supply before loading bitstream into Xilinx Artix-7 FPGA. IC Role / Device Role / Timing Role: SENSE connected to 1.2 V bank; RESET held active until rail exceeds 1.12 V for ≥1.25 ms, ensuring clean configuration start. Use Value: Eliminates partial configuration errors caused by marginal voltage dips during power-up transients. | Use Scenario: Monitoring gate-driver supply in a 3-phase inverter operating in ambient temperatures up to 125°C. IC Role / Device Role / Timing Role: Installed in high-temperature zone; supervises isolated 1.2 V bias rail with 300 ms delay (CT→VDD) to accommodate slow thermal stabilization. Use Value: Prevents inadvertent IGBT turn-on during thermal soak, enhancing functional safety compliance (IEC 61800-5-2). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G12DBVR | SOT-23-6 package (2.90 mm × 1.60 mm); identical electrical specs and pinout; no thermal pad. | Preferred for space-constrained layouts where thermal pad routing is impractical; lower thermal resistance to board (RθJB = 27.8°C/W vs 135°C/W). | Select when PCB stack-up prohibits thermal pad vias or when legacy SOT-23 footprint reuse is required. |
| MAX6326LT12D3+T | Fixed 1.2 V threshold, 200 ms delay, 3.5 μA IDD, SC70-5 package; no MR input or CT programmability. | Suitable for cost-sensitive, non-programmable applications where 200 ms delay suffices and manual reset is unnecessary. | Choose only if delay flexibility and MR functionality are not required-avoids feature bloat and reduces BOM count. |
Compared with TPS3808G12DRVR, the SOT-23 variant offers better board-level thermal conduction but less package-level heat dissipation, while the MAX6326 sacrifices programmability and manual reset for lower cost and smaller footprint-making it viable only in static, low-complexity designs.
Availability
TPS3808G12DRVR is available at Aetrix Electronics and suitable for battery-powered edge nodes, industrial motor controllers, FPGA configuration systems, and automotive infotainment modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TPS3808G12DRVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in power management, signal chain, and real-time control technologies.
The TPS3808 family was engineered specifically for low-power, high-accuracy system supervision in portable, automotive, and industrial applications-emphasizing nanoscale quiescent current, factory-trimmed voltage thresholds, and flexible reset timing.
FAQ
What is the exact threshold voltage of the TPS3808G12DRVR?
The TPS3808G12DRVR has a nominal threshold voltage of 1.12 V, corresponding to supervision of a 1.2 V supply rail. This value is factory-trimmed with ±0.5% accuracy over –40°C to 125°C, as specified in TI's SBVS050M datasheet Section 5. The device achieves this precision using a bandgap reference and laser-trimmed resistive divider internal to the IC.
Can the TPS3808G12DRVR be used to monitor voltages other than 1.2 V?
No-the TPS3808G12DRVR is a fixed-threshold variant optimized exclusively for 1.2 V rails (VIT = 1.12 V). To supervise other rails, select alternate members of the family: e.g., TPS3808G33 for 3.3 V (3.07 V threshold) or TPS3808G01 for adjustable thresholds down to 0.405 V. Using TPS3808G12DRVR outside its specified 1.2 V context violates datasheet operating conditions.
How is the reset delay time configured on the TPS3808G12DRVR?
The reset delay on TPS3808G12DRVR is set via the CT pin: leaving CT open yields 20 ms, connecting CT to VDD through a 40–200 kΩ resistor gives 300 ms, and connecting CT to GND via a capacitor (≥100 pF) enables user-programmable delays from 1.25 ms to 10 s. Equation 1 in Section 8.3.2 of the datasheet defines the exact relationship: tD(s) = CT(nF) × 10−9 × (1.23 V / 220 nA) + 0.5 ms.
Does the TPS3808G12DRVR require an external pull-up resistor on the RESET pin?
Yes-the TPS3808G12DRVR features an open-drain RESET output and requires an external pull-up resistor (10 kΩ to 1 MΩ) to establish a valid high logic level. This resistor may connect to any supply up to 6.5 V, enabling level-shifting across mixed-voltage domains. Without it, RESET remains undefined and cannot drive a microprocessor's reset input correctly.
Is the thermal pad on the TPS3808G12DRVR package required to be connected to ground?
Yes-the DRV package's exposed thermal pad must be soldered to a PCB ground plane using ≥4 thermal vias. Per Section 7.4 of the datasheet, this connection reduces RθJB from 135°C/W to ~13.5°C/W (estimated), preventing junction temperature exceedance under continuous operation at 125°C ambient. Omitting this compromises thermal performance and risks reliability failure in high-temperature applications.
TPS3808G12DRVR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.12V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (2x2)
TPS3808G12DRVR FAQ
1.How can I place an order for TPS3808G12DRVR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3808G12DRVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3808G12DRVR reliable?
The price and inventory of TPS3808G12DRVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3808G12DRVR is usually 5 days.
3.What payment methods are accepted for TPS3808G12DRVR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3808G12DRVR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3808G12DRVR?
TPS3808G12DRVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3808G12DRVR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3808G12DRVR?
For technical support, including TPS3808G12DRVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3808G12DRVR requirements.
6.How does Aetrix verify that TPS3808G12DRVR is sourced from the original manufacturer or authorized distributors?
All TPS3808G12DRVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3808G12DRVR meets industry standards.
7.What is the process for return or replacement of TPS3808G12DRVR?
All TPS3808G12DRVR units undergo pre-shipment inspection (PSI). If there is an issue with TPS3808G12DRVR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3808G12DRVR part is unused and in its original packaging.
Return procedure for TPS3808G12DRVR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3808G12DRVR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

