Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Texas Instruments TPS3808G12DRVTG4

Name: TPS3808G12DRVTG4
Brand: Texas Instruments
SKU: TPS3808G12DRVTG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS3808G12DRVTG4

Manufacturer:: Texas Instruments

Category:: Supervisors

Package:: 6-WDFN Exposed Pad

Datasheet:: TPS3808G12DRVTG4.pdf

Description:: IC SUPERVISOR 1 CHANNEL 6WSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,692

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS3808G12DRVTG4 from Texas Instruments is a low-quiescent-current, programmable-delay supervisory circuit designed to monitor 1.2 V system rails and assert an open-drain RESET signal when the SENSE voltage drops below 1.12 V or MR is pulled low. It delivers 2.4 μA typical supply current, 0.5% threshold accuracy, and user-adjustable reset delay from 1.25 ms to 10 s-enabling reliable power-on reset in battery-powered microcontroller systems.

For engineers reviewing the TPS3808G12DRVTG4 datasheet, TPS3808G12DRVTG4 pinout, TPS3808G12DRVTG4 application, or TPS3808G12DRVTG4 equivalent, key selection criteria include its fixed 1.12 V threshold for 1.2 V rails, SOT-23-6 and WSON-6 package options, –40°C to 125°C operation, manual reset input, and compatibility with low-voltage DSP/FPGA power sequencing.

Technical Context

The TPS3808G12DRVTG4 implements a precision voltage comparator with built-in hysteresis (1% of VIT) and an on-chip 220 nA current source that charges an external CT capacitor to set reset delay. Its SENSE input monitors rail voltage directly, while MR provides asynchronous reset initiation via internal 90 kΩ pull-up.

RESET assertion is triggered by either SENSE < 1.12 V or MR < 0.3×VDD; deassertion requires both SENSE > 1.12 V + VHYS and MR > 0.7×VDD, followed by the full programmed delay. The open-drain output supports pull-up to voltages up to 6.5 V, enabling interface with higher-voltage logic domains.

Key Specifications

Parameter	Value and Actual Design Meaning
Threshold Voltage (V_IT)	1.12 V - precisely matches 1.2 V nominal rail; enables accurate brownout detection without external divider
Quiescent Current (I_DD)	2.4 μA typical - minimizes battery drain in always-on supervision for portable devices
Threshold Accuracy	±0.5% typical for V_IT ≤ 3.3 V - ensures deterministic reset timing across temperature and voltage variation
Reset Delay Range	1.25 ms to 10 s - configurable via CT pin capacitor; supports diverse processor initialization requirements
Operating Temperature	–40°C to 125°C - qualified for automotive under-hood and industrial embedded environments
Supply Voltage Range	1.7 V to 6.5 V - powers from single-cell Li-ion or multi-rail systems while monitoring 1.2 V core
Output Type	Open-drain RESET - allows level-shifting pull-up to 6.5 V and wired-OR reset bus configuration

Pinout & Package

TPS3808G12DRVTG4 is packaged in a 2-mm × 2-mm WSON-6 (DRV) package with exposed thermal pad. Pin 1 is RESET; pin 2 is SENSE; pin 3 is MR; pin 4 is CT; pin 5 is GND; pin 6 is VDD.

Pin/Terminal	Circuit Role	Design Meaning
RESET	Open-drain output	Asserts low during fault or manual reset; requires external 10 kΩ–1 MΩ pull-up; supports voltage translation beyond VDD
SENSE	Monitoring input	Direct connection to 1.2 V rail; 25 nA max input bias enables high-impedance sensing without loading
MR	Manual reset input	Logic-low active; internally pulled up to VDD at 90 kΩ; eliminates need for external pull-up if unused
CT	Delay programming	Connect to GND via ≥100 pF capacitor for adjustable delay; open = 20 ms, tied to VDD via 40–200 kΩ = 300 ms
GND	Ground reference	Primary return path for internal comparator and timer; must connect to low-impedance system ground plane
VDD	Supply input	Power source for internal circuitry; requires local 0.1 μF ceramic decoupling per layout guidelines

Key Features

Feature	Design Value
Programmable reset delay	Configurable from 1.25 ms to 10 s using single external capacitor-eliminates need for multiple fixed-delay parts
Fixed 1.12 V threshold	Factory-trimmed for 1.2 V rails-removes design uncertainty and calibration effort vs. adjustable versions
0.5% threshold accuracy	Ensures consistent reset behavior across –40°C to 125°C and supply voltage variation-critical for safety-critical sequencing
2.4 μA quiescent current	Enables multi-year battery life in always-on IoT sensors and wearables where supervision cannot be gated
Open-drain RESET with 6.5 V tolerance	Permits direct interface to 3.3 V, 5 V, or mixed-voltage microcontrollers without level shifters

Applications

Microcontroller Power Sequencing	FPGA Core Voltage Monitoring
Use Scenario: Ensuring stable 1.2 V core power before releasing reset to ARM Cortex-M or RISC-V MCU during cold start or brownout recovery. IC Role / Device Role / Timing Role: Supervisory circuit asserting open-drain RESET until 1.2 V rail stabilizes above 1.12 V and remains valid for user-programmed delay. Use Value: Prevents MCU lockup or undefined state by guaranteeing minimum power-up hold time aligned with processor datasheet requirements.	Use Scenario: Monitoring 1.2 V FPGA core supply in industrial PLCs where voltage droop during configuration must trigger controlled reboot. IC Role / Device Role / Timing Role: Voltage supervisor detecting SENSE < 1.12 V and holding RESET low for ≥100 ms to ensure full FPGA reconfiguration. Use Value: Avoids partial bitstream loading and logic corruption by enforcing strict voltage-valid window before release.
Battery-Powered Edge Sensor Node	Automotive Infotainment SoC Reset
Use Scenario: Long-life wireless sensor node powered by coin cell, requiring ultra-low-power supervision of 1.2 V LDO output. IC Role / Device Role / Timing Role: Low-I_DD (2.4 μA) supervisor asserting RESET on undervoltage, with CT capacitor set for 2.5 s delay to accommodate slow battery recovery. Use Value: Extends operational lifetime by minimizing quiescent draw while maintaining fail-safe reset integrity.	Use Scenario: Reset coordination for 1.2 V SoC core in automotive head unit, operating across –40°C to 125°C ambient with transient immunity. IC Role / Device Role / Timing Role: High-accuracy (±0.5%) supervisor with MR input tied to ignition signal-initiating synchronized reset on key-on. Use Value: Meets AEC-Q100 Grade 1 thermal requirements and ensures deterministic boot across temperature extremes.

Microcontroller Power Sequencing

FPGA Core Voltage Monitoring

Use Scenario: Ensuring stable 1.2 V core power before releasing reset to ARM Cortex-M or RISC-V MCU during cold start or brownout recovery.

IC Role / Device Role / Timing Role: Supervisory circuit asserting open-drain RESET until 1.2 V rail stabilizes above 1.12 V and remains valid for user-programmed delay.

Use Value: Prevents MCU lockup or undefined state by guaranteeing minimum power-up hold time aligned with processor datasheet requirements.

Use Scenario: Monitoring 1.2 V FPGA core supply in industrial PLCs where voltage droop during configuration must trigger controlled reboot.

IC Role / Device Role / Timing Role: Voltage supervisor detecting SENSE < 1.12 V and holding RESET low for ≥100 ms to ensure full FPGA reconfiguration.

Use Value: Avoids partial bitstream loading and logic corruption by enforcing strict voltage-valid window before release.

Battery-Powered Edge Sensor Node

Automotive Infotainment SoC Reset

Use Scenario: Long-life wireless sensor node powered by coin cell, requiring ultra-low-power supervision of 1.2 V LDO output.

IC Role / Device Role / Timing Role: Low-I_DD (2.4 μA) supervisor asserting RESET on undervoltage, with CT capacitor set for 2.5 s delay to accommodate slow battery recovery.

Use Value: Extends operational lifetime by minimizing quiescent draw while maintaining fail-safe reset integrity.

Use Scenario: Reset coordination for 1.2 V SoC core in automotive head unit, operating across –40°C to 125°C ambient with transient immunity.

IC Role / Device Role / Timing Role: High-accuracy (±0.5%) supervisor with MR input tied to ignition signal-initiating synchronized reset on key-on.

Use Value: Meets AEC-Q100 Grade 1 thermal requirements and ensures deterministic boot across temperature extremes.

Equivalent & Alternatives

The following parts are listed as comparable options for similar supervisory circuit applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS3808G12DBVR	SOT-23-6 package (2.90 mm × 1.60 mm); same electrical specs and 1.12 V threshold	Larger footprint; better suited for prototyping or manual assembly; lower thermal performance (R_θJA = 180.9°C/W)	Select when board space permits larger package or hand-soldering is required
TPS3809K33DBVR	Fixed 3.07 V threshold; 1.8 μA I_DD; 3-pin SOT-23; no CT/MR pins-only power-on reset	Limited to 3.3 V rail monitoring; no manual reset or programmable delay; simpler BOM but less flexible	Select only for cost-sensitive, single-rail 3.3 V applications where delay and MR are unnecessary

Compared with TPS3808G12DBVR, the TPS3808G12DRVTG4 offers superior thermal dissipation (R_θJA = 178.1°C/W) and smaller PCB area; compared with TPS3809K33DBVR, it provides full programmability, manual reset, and precise 1.2 V rail support-making it the only option for demanding 1.2 V core supervision.

Availability

TPS3808G12DRVTG4 is available at Aetrix Electronics and suitable for microcontroller power sequencing, FPGA core voltage monitoring, and battery-powered edge sensor nodes requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for TPS3808G12DRVTG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions for industrial, automotive, and personal electronics markets.

The TPS3808 family is engineered for precision voltage supervision in resource-constrained embedded systems-emphasizing ultra-low quiescent current, factory-trimmed thresholds, and flexible reset timing to simplify power management design.

FAQ

What is the exact threshold voltage of the TPS3808G12DRVTG4?

The TPS3808G12DRVTG4 has a factory-trimmed threshold voltage (V_IT) of 1.12 V, optimized for monitoring nominal 1.2 V power rails. This value is specified with ±0.5% typical accuracy over –40°C to 125°C and ensures deterministic reset activation without external resistor dividers. The TPS3808G12DRVTG4 datasheet confirms this fixed threshold in Table 5 (Device Voltage Thresholds).

How do I configure the reset delay time for the TPS3808G12DRVTG4?

The TPS3808G12DRVTG4 reset delay is configured via the CT pin: leave CT open for 20 ms, tie CT to VDD through a 40–200 kΩ resistor for 300 ms, or connect CT to GND via a ≥100 pF capacitor for user-adjustable delay from 1.25 ms to 10 s. The TPS3808G12DRVTG4 uses an internal 220 nA current source to charge the capacitor; Equation 1 in the datasheet calculates exact values.

Does the TPS3808G12DRVTG4 support manual reset functionality?

Yes, the TPS3808G12DRVTG4 includes a dedicated MR (manual reset) input pin that asserts RESET when driven below 0.3×VDD. MR features an internal 90 kΩ pull-up resistor, allowing it to float if unused. This enables external logic or push-button control of system reset independent of SENSE voltage-fully documented in Section 6 (Pin Functions) and Figure 8-3 of the TPS3808G12DRVTG4 datasheet.

What package type is used by the TPS3808G12DRVTG4?

The TPS3808G12DRVTG4 uses the DRV package: a 6-pin, 2.00 mm × 2.00 mm WSON with exposed thermal pad. This compact, thermally enhanced package supports high-density PCB layouts and improves power dissipation versus the SOT-23 option. Mechanical details-including pin 1 location and thermal pad soldering requirements-are specified in Section 13 (Mechanical, Packaging, and Orderable Information) of the TPS3808G12DRVTG4 datasheet.

Can the TPS3808G12DRVTG4 monitor voltages other than 1.2 V?

No-the TPS3808G12DRVTG4 is factory-configured exclusively for 1.2 V rail supervision with a fixed 1.12 V threshold. To monitor other rails, select alternate variants: TPS3808G33 (3.07 V), TPS3808G25 (2.33 V), or TPS3808G01 (adjustable down to 0.405 V). The TPS3808G12DRVTG4 datasheet explicitly lists only 1.12 V in Table 5 and does not support external threshold adjustment.

TPS3808G12DRVTG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 6-WDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

Type:: Simple Reset/Power-On Reset

Number of Voltages Monitored:: 1

Voltage - Threshold:: 1.12V

Output:: Open Drain or Open Collector

Reset:: Active Low

Reset Timeout:: Adjustable/Selectable

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-WSON (2x2)

TPS3808G12DRVTG4 FAQ

1.How can I place an order for TPS3808G12DRVTG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS3808G12DRVTG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS3808G12DRVTG4 reliable?

The price and inventory of TPS3808G12DRVTG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3808G12DRVTG4 is usually 5 days.

3.What payment methods are accepted for TPS3808G12DRVTG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3808G12DRVTG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS3808G12DRVTG4?

TPS3808G12DRVTG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS3808G12DRVTG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS3808G12DRVTG4?

For technical support, including TPS3808G12DRVTG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3808G12DRVTG4 requirements.

6.How does Aetrix verify that TPS3808G12DRVTG4 is sourced from the original manufacturer or authorized distributors?

All TPS3808G12DRVTG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3808G12DRVTG4 meets industry standards.

7.What is the process for return or replacement of TPS3808G12DRVTG4?

All TPS3808G12DRVTG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3808G12DRVTG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS3808G12DRVTG4 part is unused and in its original packaging.

Return procedure for TPS3808G12DRVTG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…