Texas Instruments TPS3808G15DRVR
- Part No.:
- TPS3808G15DRVR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WDFN Exposed Pad
- Datasheet:
-
TPS3808G15DRVR.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:2,482
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3808G15DRVR from Texas Instruments is a low-quiescent-current, programmable-delay supervisory circuit designed to monitor 1.5 V system rails and assert an open-drain RESET signal when the SENSE voltage drops below 1.40 V or MR is pulled low. It delivers 0.5% threshold accuracy, 2.4 μA typical supply current, and user-adjustable reset delay from 1.25 ms to 10 s-enabling reliable power-on reset in battery-powered microcontroller systems.
For engineers reviewing the TPS3808G15DRVR datasheet, TPS3808G15DRVR pinout, TPS3808G15DRVR application, or TPS3808G15DRVR equivalent, key selection considerations include its fixed 1.40 V threshold for 1.5 V rails, WSON-6 (2 mm × 2 mm) package with thermal pad, −40°C to 125°C operation, and compatibility with manual reset assertion and capacitor-programmable timing.
Technical Context
The TPS3808G15DRVR implements a precision bandgap reference and comparator with built-in hysteresis to ensure stable SENSE monitoring and noise-immune RESET assertion. Its internal 220 nA current source charges the external CT capacitor to set delay time, while the 90 kΩ internal MR pull-up resistor enables optional manual reset without external components.
It operates across 1.7 V to 6.5 V supply range, supports SENSE input up to 6.5 V independent of VDD, and features open-drain RESET output compatible with pull-up voltages up to 6.5 V-making it suitable for mixed-voltage FPGA and ASIC power sequencing where rail independence and low leakage are critical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Threshold Voltage (VIT) | 1.40 V - precisely matches 1.5 V nominal rail with ±0.5% accuracy over −40°C to 125°C, ensuring reliable brownout detection. |
| Quiescent Current (IDD) | 2.4 μA typical - enables multi-year battery life in portable devices without compromising supervision integrity. |
| Reset Delay Range | 1.25 ms to 10 s - programmable via CT pin capacitor (≥100 pF), supporting diverse processor boot-time requirements. |
| Operating Temperature | −40°C to 125°C - fully specified for automotive under-hood and industrial embedded environments. |
| Output Type | Open-drain RESET - allows level-shifting up to 6.5 V and wired-OR configuration with other reset sources. |
| MR Input Logic | Active-low with 90 kΩ internal pull-up - eliminates need for external resistor unless driving from sub-VDD logic. |
| SENSE Input Range | 0 V to 6.5 V - monitors any rail independently of VDD, including core voltages below 1.5 V using external dividers. |
Pinout & Package
TPS3808G15DRVR is packaged in a thermally enhanced 6-pin WSON (DRV) package measuring 2.00 mm × 2.00 mm with exposed thermal pad. The package supports reflow soldering per JEDEC Level-1-260°C and provides low junction-to-board thermal resistance (135°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET | Open-drain output | Asserts low during fault or MR activation; requires external pull-up (10 kΩ–1 MΩ); supports voltage translation beyond VDD. |
| GND | Ground reference | Primary return path for internal circuitry and thermal pad connection point for heat dissipation. |
| MR | Manual reset input | Active-low control; internally pulled up to VDD at 90 kΩ-leaving unconnected disables manual reset function. |
| CT | Delay timing control | Connects to ground-referenced capacitor (≥100 pF) to set delay; open = 20 ms, tied to VDD via 40–200 kΩ = 300 ms. |
| SENSE | Monitoring input | Direct connection to monitored rail; detects drop below 1.40 V with 1% hysteresis; immune to transients ≥20 μs at 5% overdrive. |
| VDD | Supply input | Power source (1.7–6.5 V); requires local 0.1 μF ceramic decoupling; powers internal reference and logic. |
Key Features
| Feature | Design Value |
|---|---|
| Precision 1.40 V threshold | 0.5% accuracy over full temperature range ensures deterministic reset behavior for 1.5 V rails without calibration. |
| Capacitor-programmable delay | Supports exact timing alignment with processor boot sequence via simple external capacitor-no trimming resistors required. |
| Ultra-low 2.4 μA quiescent current | Minimizes standby power in always-on subsystems such as real-time clocks and sensor hubs. |
| Integrated MR pull-up | Eliminates external component count and PCB area when manual reset is unused or driven by CMOS logic. |
| Wide SENSE input range (0–6.5 V) | Enables direct monitoring of high-side rails (e.g., 5 V I/O) or low-core voltages (e.g., 0.8 V FPGA core) with same device. |
Applications
| Microcontroller Power Sequencing | Battery-Powered IoT Node |
|---|---|
Use Scenario: Ensuring clean startup of ARM Cortex-M4 MCU after Li-ion battery wake-up from deep sleep. IC Role / Device Role / Timing Role: Supervisory circuit asserting RESET until 1.5 V rail stabilizes and remains asserted for 100 ms post-stabilization. Use Value: Prevents firmware execution on marginal voltage by leveraging 1.40 V threshold and 100 ms capacitor-set delay. | Use Scenario: Maintaining system integrity in BLE-enabled environmental sensor with coin-cell supply. IC Role / Device Role / Timing Role: Monitoring 1.5 V LDO output feeding RF SoC; asserting RESET during voltage sag caused by radio transmit burst. Use Value: 2.4 μA quiescent current extends shelf life; open-drain RESET interfaces directly with SoC's 1.8 V reset input via 10 kΩ pull-up. |
| FPGA Configuration Safety | Industrial PLC I/O Module |
Use Scenario: Validating 1.5 V auxiliary rail before FPGA configuration bitstream loading. IC Role / Device Role / Timing Role: Generating power-on reset pulse synchronized to rail stabilization, with MR used to trigger reconfiguration on watchdog timeout. Use Value: Fixed 1.40 V threshold eliminates resistor-divider error; MR pin enables hardware-triggered safe reinit without software intervention. | Use Scenario: Protecting digital I/O drivers during 24 V DC field power fluctuations affecting onboard 1.5 V logic supply. IC Role / Device Role / Timing Role: Detecting undervoltage on isolated 1.5 V rail and holding system in reset until rail recovers and remains stable for 2 s. Use Value: −40°C to 125°C rating ensures operation in uncontrolled enclosures; thermal pad improves reliability under sustained load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G15DBVR | SOT-23-6 package (2.90 mm × 1.60 mm); no thermal pad; RθJA = 180.9°C/W vs 178.1°C/W for DRV. | Lower thermal performance limits continuous operation in high-ambient industrial settings; footprint incompatible with WSON layout. | Select only if board space permits larger footprint and thermal margin is sufficient. |
| MAX6326LT14D3+T | Fixed 1.4 V threshold; 1.6 μA quiescent current; 200 ms fixed delay; no CT programmability; ±1.5% threshold accuracy. | Lacks adjustable delay and MR functionality; optimized for cost-sensitive, single-delay applications. | Choose when delay timing is fixed and ultra-low current is prioritized over flexibility. |
Compared with TPS3808G15DRVR, the SOT-23 variant trades thermal performance for legacy footprint compatibility, while the MAX6326 offers lower current but sacrifices programmability and accuracy-making TPS3808G15DRVR optimal for designs requiring precision, configurability, and robust thermal management in compact layouts.
Availability
TPS3808G15DRVR is available at Aetrix Electronics and suitable for microcontroller power sequencing, battery-powered IoT nodes, FPGA configuration safety, and industrial PLC I/O modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TPS3808G15DRVR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management, signal chain, and high-reliability ICs.
The TPS3808 family is engineered for precision voltage monitoring in resource-constrained systems-delivering ultra-low-power supervision with factory-trimmed thresholds and flexible timing for microcontrollers, FPGAs, and ASICs in automotive, industrial, and portable applications.
FAQ
What is the exact threshold voltage of the TPS3808G15DRVR and how is it trimmed?
The TPS3808G15DRVR has a nominal threshold voltage of 1.40 V, corresponding to a 1.5 V supply rail. This value is factory-trimmed using TI's precision bandgap reference and achieves ±0.5% accuracy over −40°C to 125°C. The trim is performed during wafer sort and verified per device, not via external components-ensuring consistent performance without calibration.
Can the TPS3808G15DRVR monitor voltages other than 1.5 V?
Yes, the TPS3808G15DRVR can monitor voltages outside the 1.5 V rail using an external resistor divider on the SENSE pin. While its internal threshold is fixed at 1.40 V, connecting a voltage divider allows scaling higher or lower rails (e.g., 3.3 V or 0.8 V) to match that threshold. The device supports SENSE inputs from 0 V to 6.5 V, independent of VDD.
How does the CT pin configure reset delay on the TPS3808G15DRVR?
The CT pin on the TPS3808G15DRVR sets reset delay via three configurations: open circuit yields 20 ms, connection to VDD through a 40–200 kΩ resistor yields 300 ms, and connection to a ground-referenced capacitor (≥100 pF) enables user-defined delays from 1.25 ms to 10 s. The internal 220 nA current source charges the capacitor to 1.23 V to terminate the delay.
Is the TPS3808G15DRVR compatible with 1.8 V microcontroller reset inputs?
Yes, the TPS3808G15DRVR's open-drain RESET output is fully compatible with 1.8 V microcontroller reset inputs. By using a pull-up resistor to 1.8 V (e.g., 10 kΩ), the RESET line operates at that voltage level. The output can tolerate up to 6.5 V, allowing seamless interfacing across mixed-voltage domains without level shifters.
Does the TPS3808G15DRVR require external components for basic operation?
For basic operation, the TPS3808G15DRVR requires only a 0.1 μF ceramic capacitor on VDD and a pull-up resistor (10 kΩ–1 MΩ) on RESET. The MR pin may be left floating (due to internal 90 kΩ pull-up), and CT can be left open for 20 ms delay-eliminating external timing components unless custom delay is needed.
TPS3808G15DRVR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.4V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (2x2)
TPS3808G15DRVR FAQ
1.How can I place an order for TPS3808G15DRVR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3808G15DRVR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3808G15DRVR reliable?
The price and inventory of TPS3808G15DRVR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3808G15DRVR is usually 5 days.
3.What payment methods are accepted for TPS3808G15DRVR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3808G15DRVR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3808G15DRVR?
TPS3808G15DRVR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3808G15DRVR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3808G15DRVR?
For technical support, including TPS3808G15DRVR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3808G15DRVR requirements.
6.How does Aetrix verify that TPS3808G15DRVR is sourced from the original manufacturer or authorized distributors?
All TPS3808G15DRVR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3808G15DRVR meets industry standards.
7.What is the process for return or replacement of TPS3808G15DRVR?
All TPS3808G15DRVR units undergo pre-shipment inspection (PSI). If there is an issue with TPS3808G15DRVR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3808G15DRVR part is unused and in its original packaging.
Return procedure for TPS3808G15DRVR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3808G15DRVR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

