Texas Instruments TPS3808G18DBVT
- Part No.:
- TPS3808G18DBVT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- SOT-23-6
- Datasheet:
-
TPS3808G18DBVT.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:8,953
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3808G18DBVT from Texas Instruments is a low-quiescent-current, programmable-delay supervisory circuit designed to monitor 1.8-V system rails and assert an open-drain RESET signal upon undervoltage or manual reset assertion. It delivers 0.5% threshold accuracy (VIT = 1.67 V), 2.4 μA typical supply current, and user-adjustable reset delay from 1.25 ms to 10 s via external capacitor on CT pin - enabling reliable power-on reset in battery-powered microcontroller systems.
For engineers reviewing the TPS3808G18DBVT datasheet, TPS3808G18DBVT pinout, TPS3808G18DBVT application, or TPS3808G18DBVT equivalent, key selection criteria include its SOT-23-6 package compatibility, −40°C to 125°C operating range, fixed 1.67-V threshold for 1.8-V rails, open-drain RESET output with 0.4-V low-level voltage at 1 mA, and MR input with 90-kΩ internal pullup - all critical for embedded power sequencing and brownout protection.
Technical Context
The TPS3808G18DBVT implements a precision voltage comparator with built-in hysteresis (1% of VIT) and a 220-nA on-chip current source that charges the external CT capacitor to set reset delay. Its SENSE input monitors the 1.8-V rail directly, while the MR pin supports logic-level reset initiation independent of supply voltage.
It operates across 1.7–6.5 V supply range and uses a factory-trimmed reference to maintain ±0.5% VIT accuracy over temperature (−40°C to 125°C). The open-drain RESET output requires an external pullup (10 kΩ–1 MΩ) and supports voltages up to 6.5 V, enabling interface with higher-voltage logic domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Threshold Voltage (VIT) | 1.67 V ±0.5% - precisely matches 1.8-V nominal rail with minimal guardband for robust brownout detection |
| Quiescent Current (IDD) | 2.4 μA typical at 3.3 V - enables multi-year operation in coin-cell–powered IoT sensors and wearables |
| Reset Delay Range | 1.25 ms to 10 s - programmable via CT pin capacitor (≥100 pF), supporting fast boot or extended hold-off for FPGA configuration |
| Operating Temperature | −40°C to 125°C - fully specified for automotive under-hood and industrial motor-control environments |
| Output Type | Open-drain RESET - allows level-shifting, wired-OR reset buses, and pullup to voltages > VDD (up to 6.5 V) |
| MR Input Pullup | 90 kΩ internal resistor - eliminates external component count when manual reset is unused |
| Supply Voltage Range | 1.7 V to 6.5 V - supports direct connection to 1.8-V, 3.3-V, and 5-V domains without LDO |
Pinout & Package
SOT-23-6 (DBV) package: 2.90 mm × 1.60 mm body, surface-mount, lead-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: RESET | Open-drain output | Asserts low during undervoltage or MR event; requires external pullup; sinks up to 5 mA |
| 2: GND | Ground reference | Primary return path for internal circuitry and CT capacitor discharge |
| 3: MR | Manual reset input | Logic-low (≤0.3×VDD) forces immediate RESET assertion; internally pulled up to VDD at 90 kΩ |
| 4: CT | Delay timing control | Connects to ground-referenced capacitor (≥100 pF) to program reset timeout; open = 20 ms, tied to VDD = 300 ms |
| 5: SENSE | Voltage monitoring input | Direct connection to 1.8-V rail; comparator triggers RESET if voltage drops below 1.67 V |
| 6: VDD | Power supply input | Accepts 1.7–6.5 V; decoupling with 0.1-μF ceramic capacitor required near pin |
Key Features
| Feature | Design Value |
|---|---|
| Precision threshold accuracy | ±0.5% over −40°C to 125°C ensures consistent reset point across automotive and industrial thermal cycles |
| Ultra-low quiescent current | 2.4 μA typical enables use in always-on battery-backed systems without compromising runtime |
| Programmable reset delay | 1.25 ms–10 s range via single external capacitor supports both microcontroller boot timing and FPGA configuration hold requirements |
| Integrated MR pullup | 90-kΩ internal resistor eliminates need for external biasing when manual reset is not implemented |
| Wide supply voltage range | 1.7–6.5 V operation allows direct integration into mixed-rail systems without auxiliary regulators |
Applications
| Microcontroller Power Sequencing | Battery-Powered Sensor Node |
|---|---|
Use Scenario: Ensuring stable 1.8-V core voltage before releasing ARM Cortex-M4 reset to prevent illegal instruction execution during power ramp. IC Role / Device Role / Timing Role: Supervisory circuit asserting open-drain RESET until SENSE ≥ 1.67 V for ≥20 ms (CT open), then deasserting synchronously with power stabilization. Use Value: Eliminates need for discrete RC network and comparator, reducing BOM count by 3 components while improving threshold tolerance from ±3% to ±0.5%. | Use Scenario: Maintaining valid reset state during lithium coin-cell discharge from 3.0 V down to 2.0 V while powering ultra-low-power BLE SoC. IC Role / Device Role / Timing Role: Monitoring 1.8-V LDO output with 1.67-V threshold; asserting RESET when battery sag causes rail collapse, with 1.25-ms minimum delay to filter transients. Use Value: 2.4 μA quiescent current extends 10-year shelf life; hysteresis prevents chatter during slow brownout transitions. |
| FPGA Configuration Hold | Industrial PLC I/O Module |
Use Scenario: Holding Xilinx Artix-7 FPGA in reset until 1.8-V bank voltage stabilizes post-power-up and configuration EEPROM completes read. IC Role / Device Role / Timing Role: Using 10-μF CT capacitor to generate 5-s reset delay, ensuring sufficient time for SPI EEPROM access and bitstream loading before release. Use Value: Programmable delay replaces fixed-timer IC, enabling one BOM item across multiple FPGA families with differing config times. | Use Scenario: Detecting undervoltage on isolated 1.8-V digital supply feeding RS-485 transceivers in harsh factory-floor environment. IC Role / Device Role / Timing Role: SENSE connected to post-isolation DC/DC output; RESET drives optocoupler input to disable communication during brownout. Use Value: −40°C to 125°C rating and 0.5% VIT accuracy ensure deterministic behavior across ambient extremes without calibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G18DBVR | Same electrical specs and pinout; 3000-piece tape-and-reel vs. 250-piece cut tape (DBVT) | Identical function; suited for high-volume production vs. prototyping | Select DBVR for automated assembly; DBVT for evaluation and low-quantity builds |
| MAX6326LT18D3+T | Fixed 1.8-V threshold, 200-ms min delay, 3.5-μA IDD, SOT-23-5 (no MR pin) | Lacks manual reset input and programmable delay; simpler but less flexible | Choose when MR and adjustable timing are unnecessary and lowest possible cost is priority |
Compared with TPS3808G18DBVT, TPS3808G18DBVR offers identical performance in volume packaging, while MAX6326LT18D3+T trades programmability and MR support for reduced pin count and marginally higher quiescent current - making it suitable only for static timing requirements.
Availability
TPS3808G18DBVT is available at Aetrix Electronics and suitable for microcontroller power sequencing, battery-powered sensor nodes, FPGA configuration hold, and industrial PLC I/O modules requiring stable component supply with guaranteed long-term sourcing.
Supply support for TPS3808G18DBVT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in power management, signal chain, and microcontrollers.
The TPS3808 family is engineered for precision voltage supervision in space-constrained, low-power systems - targeting applications where accurate reset timing, minimal current draw, and wide temperature operation are essential.
FAQ
What is the exact threshold voltage of the TPS3808G18DBVT and how is it trimmed?
The TPS3808G18DBVT has a nominal threshold voltage (VIT) of 1.67 V, factory-trimmed to ±0.5% accuracy over −40°C to 125°C. This value corresponds to the 1.8-V nominal supply rail and is achieved using TI's precision voltage reference architecture with on-die trimming - no external resistors or calibration are needed for standard 1.8-V monitoring. The TPS3808G18DBVT maintains this accuracy without drift across its full operating temperature and supply range.
Can the TPS3808G18DBVT be used to monitor voltages other than 1.8 V?
No - the TPS3808G18DBVT is a fixed-threshold variant optimized specifically for 1.8-V rails (VIT = 1.67 V). To monitor other voltages, select alternate members of the TPS3808 family such as TPS3808G33 (3.07 V) or TPS3808G01 (adjustable down to 0.405 V). Using the TPS3808G18DBVT for non-1.8-V rails would result in incorrect reset assertion points and is not supported by TI's specifications.
How does the CT pin configure reset delay on the TPS3808G18DBVT?
The CT pin on the TPS3808G18DBVT sets reset delay via three configurations: open circuit yields 20 ms, connection to VDD through 40–200 kΩ gives 300 ms, and connection to ground via ≥100-pF capacitor enables user-programmable delay from 1.25 ms to 10 s. The internal 220-nA current source charges the capacitor to 1.23 V; RESET deasserts when that voltage is reached. Ceramic capacitors are recommended to minimize leakage-induced timing error in the TPS3808G18DBVT.
Is the MR pin on the TPS3808G18DBVT mandatory to use?
No - the MR pin on the TPS3808G18DBVT is optional. It features an internal 90-kΩ pullup to VDD, so leaving it unconnected disables manual reset functionality entirely. When used, MR asserts RESET when driven ≤0.3×VDD; it does not require external biasing. This design simplifies schematics in systems where only power-supply monitoring is required, preserving the TPS3808G18DBVT's low-component-count advantage.
What is the maximum allowable voltage on the RESET pin of the TPS3808G18DBVT?
The RESET pin of the TPS3808G18DBVT supports voltages up to 6.5 V, independent of VDD. As an open-drain output, it can be pulled up to any voltage within the absolute maximum rating (−0.3 V to 7 V), enabling interface with higher-voltage logic families (e.g., 5-V microcontrollers) even when VDD is 1.8 V. A minimum 10-kΩ pullup resistor is required to limit current and ensure proper high-impedance release in the TPS3808G18DBVT.
TPS3808G18DBVT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.67V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
TPS3808G18DBVT FAQ
1.How can I place an order for TPS3808G18DBVT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3808G18DBVT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3808G18DBVT reliable?
The price and inventory of TPS3808G18DBVT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3808G18DBVT is usually 5 days.
3.What payment methods are accepted for TPS3808G18DBVT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3808G18DBVT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3808G18DBVT?
TPS3808G18DBVT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3808G18DBVT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3808G18DBVT?
For technical support, including TPS3808G18DBVT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3808G18DBVT requirements.
6.How does Aetrix verify that TPS3808G18DBVT is sourced from the original manufacturer or authorized distributors?
All TPS3808G18DBVT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3808G18DBVT meets industry standards.
7.What is the process for return or replacement of TPS3808G18DBVT?
All TPS3808G18DBVT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3808G18DBVT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3808G18DBVT part is unused and in its original packaging.
Return procedure for TPS3808G18DBVT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3808G18DBVT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

