Texas Instruments TPS3808G19DBVT
- Part No.:
- TPS3808G19DBVT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- SOT-23-6
- Datasheet:
-
TPS3808G19DBVT.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:488
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3808G19DBVT from Texas Instruments is a low-quiescent-current, programmable-delay supervisory circuit designed to monitor 1.9-V system rails and assert an open-drain RESET signal when the SENSE voltage drops below 1.77 V. It delivers 0.5% threshold accuracy, 2.4 μA typical supply current, and user-adjustable reset delay from 1.25 ms to 10 s via external capacitor on CT pin. Used in battery-powered microcontroller systems requiring precise power-on reset timing.
For engineers reviewing the TPS3808G19DBVT datasheet, TPS3808G19DBVT pinout, TPS3808G19DBVT application, or TPS3808G19DBVT equivalent, key selection criteria include its 1.77-V fixed threshold, SOT-23-6 package compatibility, −40°C to 125°C operating range, open-drain RESET output with 0.4-V VOL at 1 mA, and MR input with 90-kΩ internal pullup for manual reset initiation.
Technical Context
The TPS3808G19DBVT implements a precision bandgap reference and comparator architecture to achieve ±0.5% threshold accuracy for VIT ≤ 3.3 V. Its reset delay is controlled by an internal 220-nA current source charging an external capacitor on the CT pin, enabling programmable timeouts between 1.25 ms and 10 s.
It operates across 1.7–6.5 V supply range and supports dual reset triggers: SENSE voltage drop below 1.77 V or logic-low assertion on MR pin. The open-drain RESET output requires an external pullup (10 kΩ–1 MΩ) and tolerates voltages up to 6.5 V, decoupling reset signaling from VDD rail constraints.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Threshold Voltage (VIT) | 1.77 V - precisely monitors 1.9-V nominal rails with ±0.5% accuracy over −40°C to 125°C. |
| Quiescent Current (IDD) | 2.4 μA typical - enables multi-year operation in coin-cell–powered IoT sensors and portable devices. |
| Reset Delay Range | 1.25 ms to 10 s - set via CT pin capacitor (≥100 pF); open CT = 20 ms, CT-to-VDD = 300 ms. |
| Supply Voltage Range | 1.7 V to 6.5 V - supports wide-input systems including Li-ion, USB, and industrial 3.3/5-V rails. |
| Output Type | Open-drain RESET - allows level-shifting reset signals above VDD (up to 6.5 V) using external pullup. |
| MR Input Pullup | 90 kΩ internal - eliminates need for external resistor; MR can be left floating if unused. |
| Operating Temperature | −40°C to 125°C - qualified for automotive under-hood, industrial control, and high-reliability embedded use. |
Pinout & Package
SOT-23-6 (DBV) package: 2.90 mm × 1.60 mm body, 0.95 mm height, gull-wing leads, RoHS-compliant matte tin lead finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: RESET | Open-drain output | Asserts low during reset; requires external pullup; sinks up to 5 mA; compatible with 1.8–6.5-V logic levels. |
| 2: GND | Ground reference | Primary return path for internal circuitry and SENSE comparator; must connect to low-impedance system ground plane. |
| 3: MR | Manual reset input | Logic-low (≤0.3×VDD) forces immediate RESET assertion; internally pulled up to VDD with 90 kΩ resistor. |
| 4: CT | Delay programming input | Connect to GND via capacitor (≥100 pF) to set delay; open = 20 ms; tied to VDD via 40–200 kΩ = 300 ms. |
| 5: SENSE | Voltage monitoring input | Monitors target rail (e.g., 1.9 V); asserts RESET when voltage falls below 1.77 V; input bias current <25 nA. |
| 6: VDD | Supply input | Power source (1.7–6.5 V); requires 0.1-μF ceramic bypass capacitor placed adjacent to pin. |
Key Features
| Feature | Design Value |
|---|---|
| Precision threshold accuracy | ±0.5% for VIT ≤ 3.3 V ensures reliable reset triggering across temperature without calibration. |
| Ultra-low quiescent current | 2.4 μA typical enables >10-year battery life in always-on monitoring applications. |
| Programmable reset delay | 1.25 ms–10 s via single external capacitor eliminates need for multiple fixed-delay variants. |
| Open-drain RESET with high-voltage tolerance | Supports reset signaling to processors operating at voltages higher than VDD (up to 6.5 V). |
| Integrated MR pullup | 90-kΩ internal resistor reduces BOM count and simplifies manual reset implementation. |
Applications
| Microcontroller Power Sequencing | Battery-Powered Edge Sensor Node |
|---|---|
Use Scenario: Ensures clean startup of ARM Cortex-M4 MCU after Li-ion battery reaches stable 3.3-V rail. IC Role / Device Role / Timing Role: Monitors VCORE rail and asserts RESET until voltage stabilizes above 1.77 V and remains valid for 20 ms. Use Value: Prevents firmware lockup due to marginal brownout by guaranteeing minimum 20-ms reset hold time post-stabilization. | Use Scenario: Supervises ultra-low-power environmental sensor node powered by CR2032 coin cell. IC Role / Device Role / Timing Role: Detects 1.9-V LDO output sag below 1.77 V and holds MCU in reset until recovery, using CT = 100 nF for 100-ms delay. Use Value: Extends operational lifetime by eliminating spurious resets during transient load spikes while consuming only 2.4 μA. |
| FPGA Configuration Integrity | Industrial PLC I/O Module |
Use Scenario: Validates 1.9-V auxiliary rail powering FPGA configuration memory before JTAG initialization. IC Role / Device Role / Timing Role: Generates precise power-on reset pulse synchronized to rail stabilization, with MR tied to FPGA DONE signal for reconfiguration control. Use Value: Eliminates bitstream corruption by enforcing strict timing margin between rail stability and configuration start. | Use Scenario: Monitors isolated 1.9-V digital supply in DIN-rail mounted PLC module operating at 85°C ambient. IC Role / Device Role / Timing Role: Provides fail-safe reset under thermal stress with guaranteed operation from −40°C to 125°C junction temperature. Use Value: Maintains system reliability in harsh environments where standard supervisors drift beyond spec. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G18DBVT | 1.67-V threshold (vs. 1.77 V); identical package, pinout, and delay programming. | Designed for 1.8-V rails; not suitable for 1.9-V systems requiring tighter margin above 1.77 V. | Select only if monitoring 1.8-V supply; verify VIT margin against actual rail tolerance and temperature drift. |
| MAX6326UT19D3+T | 1.9-V threshold, but fixed 200-ms delay; 2.5-μA quiescent current; SOT-23-5 (no MR pin). | Lacks manual reset input and programmable delay; limited flexibility in timing-critical designs. | Use where MR and adjustable delay are unnecessary; confirm absence of MR does not impact system fault recovery. |
Compared with TPS3808G19DBVT, TPS3808G18DBVT offers matching programmability but targets a lower rail, while MAX6326UT19D3+T trades flexibility for simplicity-making TPS3808G19DBVT optimal for 1.9-V systems needing both precision threshold and configurable reset timing.
Availability
TPS3808G19DBVT is available at Aetrix Electronics and suitable for microcontroller power sequencing, battery-powered edge sensor nodes, FPGA configuration integrity, and industrial PLC I/O modules requiring stable component supply across extended temperature ranges.
Supply support for TPS3808G19DBVT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and personal electronics markets.
The TPS3808 family is engineered for high-accuracy, low-power system supervision-specifically targeting battery-constrained and thermally demanding applications where reliable reset generation is critical to functional safety.
FAQ
What is the exact threshold voltage of the TPS3808G19DBVT and how is it specified?
The TPS3808G19DBVT has a nominal threshold voltage (VIT) of 1.77 V, corresponding to a 1.9-V nominal supply rail. This value is factory-trimmed and specified with ±0.5% accuracy over −40°C to 125°C junction temperature for VIT ≤ 3.3 V. The device achieves this precision using an internal bandgap reference and laser-trimmed resistive divider, ensuring minimal drift across temperature and supply variations. TPS3808G19DBVT's 1.77-V point is documented in TI's SBVS050M datasheet Table 5.
Can the TPS3808G19DBVT be used to monitor voltages other than 1.9 V?
No-the TPS3808G19DBVT is a fixed-threshold variant optimized exclusively for 1.9-V rails (VIT = 1.77 V). To monitor other voltages, select alternate members of the TPS3808 family such as TPS3808G12 (1.12 V), TPS3808G33 (3.07 V), or the adjustable TPS3808G01 (down to 0.405 V). Using TPS3808G19DBVT outside its specified 1.9-V context risks incorrect reset assertion or failure to trigger under brownout conditions. TPS3808G19DBVT's internal threshold is not user-configurable.
What are the valid configurations for the CT pin on the TPS3808G19DBVT?
The CT pin on the TPS3808G19DBVT supports three validated configurations: (1) left open for 20-ms fixed delay, (2) connected to VDD via a 40–200-kΩ resistor for 300-ms fixed delay, or (3) connected to GND via a ≥100-pF capacitor for user-programmable delay from 1.25 ms to 10 s. Ceramic capacitors are recommended to minimize leakage. Stray capacitance on CT must be minimized-excess parasitic capacitance causes inaccurate delay timing. All configurations are explicitly verified in Section 8.3.2 of the TPS3808G19DBVT datasheet.
Does the TPS3808G19DBVT require an external pullup resistor on the RESET pin?
Yes-the TPS3808G19DBVT features an open-drain RESET output and requires an external pullup resistor between RESET and the target logic supply (e.g., 1.8 V, 3.3 V, or up to 6.5 V). TI recommends values from 10 kΩ to 1 MΩ; 100 kΩ is commonly used for noise immunity and speed tradeoff. Without this pullup, RESET cannot attain a valid high state, causing system boot failure. This requirement is inherent to the open-drain architecture and applies identically across all TPS3808G19DBVT units.
How does the MR pin function on the TPS3808G19DBVT and what is its internal pullup value?
The MR (manual reset) pin on the TPS3808G19DBVT is an active-low input that forces immediate RESET assertion when driven ≤0.3×VDD. It features a factory-trimmed 90-kΩ internal pullup resistor to VDD, allowing the pin to be left unconnected if manual reset is unused-no external components required. When MR is asserted, RESET remains low until both MR returns high and SENSE exceeds 1.77 V + hysteresis, followed by the full programmed delay. This behavior is confirmed in Table 6-1 and Section 8.3.3 of the TPS3808G19DBVT datasheet.
TPS3808G19DBVT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.77V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
TPS3808G19DBVT FAQ
1.How can I place an order for TPS3808G19DBVT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3808G19DBVT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3808G19DBVT reliable?
The price and inventory of TPS3808G19DBVT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3808G19DBVT is usually 5 days.
3.What payment methods are accepted for TPS3808G19DBVT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3808G19DBVT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3808G19DBVT?
TPS3808G19DBVT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3808G19DBVT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3808G19DBVT?
For technical support, including TPS3808G19DBVT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3808G19DBVT requirements.
6.How does Aetrix verify that TPS3808G19DBVT is sourced from the original manufacturer or authorized distributors?
All TPS3808G19DBVT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3808G19DBVT meets industry standards.
7.What is the process for return or replacement of TPS3808G19DBVT?
All TPS3808G19DBVT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3808G19DBVT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3808G19DBVT part is unused and in its original packaging.
Return procedure for TPS3808G19DBVT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3808G19DBVT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

