Texas Instruments TPS3808G30DBVRG4
- Part No.:
- TPS3808G30DBVRG4
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- SOT-23-6
- Datasheet:
-
TPS3808G30DBVRG4.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:3,029
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3808G30DBVRG4 from Texas Instruments is a low-quiescent-current, programmable-delay supervisory circuit designed to monitor 3.0-V system rails and assert an open-drain RESET signal when the SENSE voltage drops below 2.79 V or MR is pulled low. It delivers 0.5% threshold accuracy, 2.4 μA typical supply current, and user-adjustable reset delay from 1.25 ms to 10 s-enabling reliable power-on reset in battery-powered microcontroller systems.
For engineers reviewing the TPS3808G30DBVRG4 datasheet, TPS3808G30DBVRG4 pinout, TPS3808G30DBVRG4 application, or TPS3808G30DBVRG4 equivalent, key selection criteria include its fixed 2.79-V threshold for 3.0-V rails, SOT-23-6 package compatibility, −40°C to 125°C operation, open-drain RESET output with external pull-up support up to 6.5 V, and manual reset (MR) input with 90-kΩ internal pull-up.
Technical Context
The TPS3808G30DBVRG4 implements a precision voltage comparator with built-in hysteresis (1%–2.5% of VIT) and a programmable timer driven by a 220-nA on-chip current source charging the CT pin capacitor. Its SENSE input monitors rail voltage directly without external divider for fixed-threshold variants, while MR provides asynchronous reset initiation independent of supply monitoring.
RESET assertion is governed by a truth table: low only when SENSE ≤ VIT or MR = logic low; deassertion requires both SENSE > VIT + VHYS and MR = logic high, followed by the full programmed delay. The device operates across 1.7–6.5 V supply range and maintains functional reset behavior down to −40°C, with thermal performance characterized by RθJA = 180.9°C/W in SOT-23.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Threshold Voltage (VIT) | 2.79 V - precisely matches 3.0-V nominal rail; enables accurate brownout detection without external scaling. |
| Quiescent Current (IDD) | 2.4 μA typical - minimizes standby power draw in always-on battery systems such as IoT sensors. |
| Threshold Accuracy | ±0.5% typical for VIT ≤ 3.3 V - ensures consistent reset point across temperature and unit variation. |
| Reset Delay Range | 1.25 ms to 10 s - selectable via CT pin capacitor (≥100 pF), enabling alignment with processor boot timing requirements. |
| Operating Temperature | −40°C to 125°C - supports industrial and automotive under-hood applications requiring extended thermal robustness. |
| Supply Voltage Range | 1.7 V to 6.5 V - accommodates wide-input DC-DC outputs and legacy 5-V logic domains. |
| Output Type | Open-drain RESET - allows level-shifting up to 6.5 V with external pull-up, compatible with diverse MCU reset inputs. |
Pinout & Package
SOT-23-6 (DBV) package: 2.90 mm × 1.60 mm body, lead-free, RoHS-compliant, moisture sensitivity level 1 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: RESET | Open-drain output | Drives low during reset assertion; requires external 10 kΩ–1 MΩ pull-up to host supply (up to 6.5 V); undefined below 0.8 V. |
| 2: GND | Ground reference | Primary return path for internal circuitry and SENSE comparator; must connect to low-impedance system ground plane. |
| 3: MR | Manual reset input | Active-low asynchronous reset trigger; internally pulled up to VDD via 90-kΩ resistor; logic low ≤ 0.3×VDD asserts RESET. |
| 4: CT | Delay programming input | Connects to external capacitor (≥100 pF) to set delay; open = 20 ms, tied to VDD via 40–200 kΩ = 300 ms, capacitor = 1.25 ms–10 s. |
| 5: SENSE | Voltage monitoring input | Direct connection to 3.0-V rail; asserts RESET when voltage falls ≤ 2.79 V; includes built-in hysteresis to reject noise-induced glitches. |
| 6: VDD | Power supply input | Accepts 1.7–6.5 V; requires local 0.1-μF ceramic decoupling capacitor; powers internal reference and logic. |
Key Features
| Feature | Design Value |
|---|---|
| Precision 2.79-V threshold | Factory-trimmed for 3.0-V rails with ±0.5% accuracy at −40°C to 125°C - eliminates need for external resistor divider calibration. |
| Programmable reset delay | Three configuration modes: fixed 20 ms (CT open), fixed 300 ms (CT→VDD), or user-defined 1.25 ms–10 s (CT→capacitor) - simplifies timing compliance across MCU families. |
| Ultra-low quiescent current | 2.4 μA typical at 3.3 V - extends battery life in portable devices where supervisory current dominates standby consumption. |
| Robust MR interface | 90-kΩ internal pull-up enables direct GPIO connection without external components; supports multi-rail monitoring via wired-OR logic. |
| Wide supply and temp range | Operates from 1.7 V to 6.5 V and −40°C to 125°C - suitable for industrial control, automotive infotainment, and edge AI modules. |
Applications
| Microcontroller Power-On Reset | Battery-Powered Sensor Node |
|---|---|
|
Use Scenario: Ensures clean initialization of ARM Cortex-M0+ MCU after cold start or brownout recovery in wireless sensor transceivers. IC Role / Device Role / Timing Role: Supervisory circuit asserting open-drain RESET until 3.0-V rail stabilizes above 2.79 V and remains valid for ≥20 ms (CT open). Use Value: Prevents firmware lockup by guaranteeing minimum reset pulse width aligned with MCU internal oscillator stabilization time. |
Use Scenario: Maintains system integrity in coin-cell–powered environmental monitors operating intermittently over 10-year lifespan. IC Role / Device Role / Timing Role: Low-current (2.4 μA) voltage supervisor monitoring regulated 3.0-V output of buck-boost converter during deep-sleep cycles. Use Value: Reduces average system current by >95% versus discrete reset IC alternatives, directly extending battery service life. |
| FPGA Configuration Sequencing | Industrial PLC I/O Module |
|
Use Scenario: Coordinates power-good sequencing between 3.0-V bank and 1.2-V core rails in Xilinx Spartan-7 FPGA-based motor controllers. IC Role / Device Role / Timing Role: Dedicated 3.0-V rail monitor with MR input tied to FPGA DONE pin to gate subsequent configuration steps. Use Value: Enables deterministic startup order without FPGA internal logic overhead or additional CPLD glue logic. |
Use Scenario: Provides fail-safe reset for ARM-based PLC CPU during AC line transients in factory automation cabinets. IC Role / Device Role / Timing Role: High-accuracy (±0.5%) 3.0-V supervisor operating across −40°C to 125°C ambient, with MR linked to watchdog timer output. Use Value: Guarantees reset assertion within 2.79-V tolerance despite voltage droop caused by relay coil inrush currents. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G33DBVR | Fixed 3.07-V threshold for 3.3-V rails; identical package, quiescent current, and delay programming. | Designed for 3.3-V systems; not suitable for 3.0-V rail monitoring due to 28-mV threshold mismatch. | Select only if supervising 3.3-V supply; verify VIT tolerance margin against actual rail variation. |
| MAX6326UT30D3+ | 3.0-V threshold with ±1.5% accuracy; 1.6-μA quiescent current; fixed 200-ms delay; SOT-23-5 package (no MR pin). | Lacks manual reset input and programmable delay; lower accuracy but slightly lower IDD. | Choose when MR functionality and delay flexibility are unnecessary and tighter current budget is critical. |
Compared with TPS3808G30DBVRG4, TPS3808G33DBVR serves different rail voltages and MAX6326UT30D3+ trades configurability for ultra-low current and reduced pin count-making TPS3808G30DBVRG4 optimal for 3.0-V systems requiring field-programmable timing and manual intervention capability.
Availability
TPS3808G30DBVRG4 is available at Aetrix Electronics and suitable for microcontroller power-on reset, battery-powered sensor nodes, FPGA configuration sequencing, and industrial PLC I/O modules requiring stable component supply across extended temperature ranges.
Supply support for TPS3808G30DBVRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in power management, signal chain, and microcontrollers.
The TPS3808 family is engineered for high-accuracy, low-power system supervision in space-constrained, thermally demanding applications-targeting portable electronics, industrial automation, and automotive subsystems.
FAQ
What is the exact threshold voltage of the TPS3808G30DBVRG4 and how is it calibrated?
The TPS3808G30DBVRG4 has a factory-trimmed threshold voltage of 2.79 V, optimized for monitoring 3.0-V nominal rails. This value is achieved using a precision internal reference and laser trimming during production, delivering ±0.5% typical accuracy across −40°C to 125°C junction temperature. The TPS3808G30DBVRG4 does not require external calibration or resistor dividers for this fixed threshold.
Can the TPS3808G30DBVRG4 be used to monitor voltages other than 3.0 V?
No-the TPS3808G30DBVRG4 is a fixed-threshold variant specifically configured for 3.0-V rails (VIT = 2.79 V). To monitor other voltages, select alternate members of the TPS3808 family such as TPS3808G12 (1.12 V), TPS3808G33 (3.07 V), or the adjustable TPS3808G01 (0.405 V minimum). Using TPS3808G30DBVRG4 outside its specified 3.0-V context risks incorrect reset assertion timing.
How is the reset delay time configured on the TPS3808G30DBVRG4?
The reset delay on the TPS3808G30DBVRG4 is set via the CT pin: leaving CT open yields a fixed 20-ms delay; connecting CT to VDD through a 40–200-kΩ resistor gives 300 ms; connecting CT to ground via a ≥100-pF capacitor enables user-programmable delays from 1.25 ms to 10 s. The TPS3808G30DBVRG4 uses an internal 220-nA current source to charge the capacitor, ensuring predictable timing independent of supply voltage.
Does the TPS3808G30DBVRG4 support manual reset functionality, and how is it implemented?
Yes-the TPS3808G30DBVRG4 includes a dedicated MR (manual reset) input (Pin 3) that asserts RESET when driven to logic low (≤0.3×VDD). An internal 90-kΩ pull-up resistor ties MR to VDD, allowing the pin to float if unused. This feature enables external control of reset timing-for example, linking MR to a watchdog timer output or pushbutton switch-without affecting the SENSE monitoring function.
What package type and footprint does the TPS3808G30DBVRG4 use?
The TPS3808G30DBVRG4 is supplied in the SOT-23-6 (DBV) package: a 2.90-mm × 1.60-mm surface-mount outline with gull-wing leads, RoHS-compliant, and moisture sensitivity level 1 (MSL-1). Its pinout is standardized across the TPS3808 family, enabling drop-in replacement with other DBV-packaged variants like TPS3808G33DBVR or TPS3808G12DBVR when board layout permits.
TPS3808G30DBVRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.79V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
TPS3808G30DBVRG4 FAQ
1.How can I place an order for TPS3808G30DBVRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3808G30DBVRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3808G30DBVRG4 reliable?
The price and inventory of TPS3808G30DBVRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3808G30DBVRG4 is usually 5 days.
3.What payment methods are accepted for TPS3808G30DBVRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3808G30DBVRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3808G30DBVRG4?
TPS3808G30DBVRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3808G30DBVRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3808G30DBVRG4?
For technical support, including TPS3808G30DBVRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3808G30DBVRG4 requirements.
6.How does Aetrix verify that TPS3808G30DBVRG4 is sourced from the original manufacturer or authorized distributors?
All TPS3808G30DBVRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3808G30DBVRG4 meets industry standards.
7.What is the process for return or replacement of TPS3808G30DBVRG4?
All TPS3808G30DBVRG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3808G30DBVRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3808G30DBVRG4 part is unused and in its original packaging.
Return procedure for TPS3808G30DBVRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3808G30DBVRG4 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

