Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Texas Instruments TPS3808G30DRVT

Name: TPS3808G30DRVT
Brand: Texas Instruments
SKU: TPS3808G30DRVT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS3808G30DRVT

Manufacturer:: Texas Instruments

Category:: Supervisors

Package:: 6-WDFN Exposed Pad

Datasheet:: TPS3808G30DRVT.pdf

Description:: IC SUPERVISOR 1 CHANNEL 6WSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:659

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS3808G30DRVT from Texas Instruments is a low-quiescent-current, programmable-delay supervisory circuit designed to monitor 3.0-V system rails and assert an open-drain RESET signal when the SENSE voltage drops below 2.79 V or MR is pulled low. It delivers 0.5% threshold accuracy, 2.4 μA typical supply current, and user-adjustable reset delay from 1.25 ms to 10 s-enabling reliable power-on reset in battery-powered microcontroller systems.

For engineers reviewing the TPS3808G30DRVT datasheet, TPS3808G30DRVT pinout, TPS3808G30DRVT application, or TPS3808G30DRVT equivalent, key selection considerations include its fixed 2.79-V threshold for 3.0-V rails, SOT-23-6/WSON-6 package options, –40°C to 125°C operation, manual reset input, and compatibility with FPGA, DSP, and portable embedded platforms requiring ultra-low-power supervision.

Technical Context

The TPS3808G30DRVT implements a precision voltage comparator with built-in hysteresis (1%–2.5% of VIT) and an on-chip 220-nA current source that charges an external capacitor on the CT pin to set reset delay. Its SENSE input monitors rail voltage directly, while MR provides asynchronous reset initiation via internal 90-kΩ pull-up.

RESET assertion is triggered by either SENSE falling below 2.79 V or MR dropping below 0.3×VDD; deassertion requires both inputs to exceed their thresholds *and* the full delay period to elapse. The open-drain output supports pull-up to voltages up to 6.5 V, enabling interface with higher-voltage logic domains.

Key Specifications

Parameter	Value and Actual Design Meaning
Threshold Voltage (V_IT)	2.79 V - precisely matches 3.0-V nominal rail; enables accurate brownout detection without external divider
Quiescent Current (I_DD)	2.4 μA typical - minimizes standby power draw in always-on battery applications
Threshold Accuracy	±0.5% typical for V_IT ≤ 3.3 V - ensures consistent reset behavior across temperature and unit variation
Reset Delay Range	1.25 ms to 10 s - programmable via CT pin capacitor; supports fast boot or long hold-off for complex processors
Operating Temperature	–40°C to 125°C - qualified for automotive under-hood and industrial embedded environments
Supply Voltage Range	1.7 V to 6.5 V - powers from single Li-ion cell or wide-input DC/DC outputs
Output Type	Open-drain RESET - allows level-shifting, wired-OR configurations, and pull-up to >V_DD (up to 6.5 V)

Pinout & Package

TPS3808G30DRVT is available in the DRV (WSON-6) package: 2.00 mm × 2.00 mm body with exposed thermal pad, lead-free and RoHS-compliant.

Pin/Terminal	Circuit Role	Design Meaning
RESET	Open-drain output	Asserts low during reset; requires external pull-up (10 kΩ–1 MΩ); supports voltage translation up to 6.5 V
GND	Ground reference	Primary return path for internal circuitry and thermal pad connection point
MR	Manual reset input	Logic-low active; internally pulled up to V_DD at 90 kΩ; enables processor-initiated reset
CT	Delay timing control	Connects to capacitor ≥100 pF for programmable delay; open = 20 ms, tied to V_DD = 300 ms
SENSE	Voltage monitoring input	Direct connection to 3.0-V rail; detects drop below 2.79 V with hysteresis to prevent chatter
V_DD	Power supply input	Accepts 1.7–6.5 V; requires local 0.1-μF ceramic decoupling capacitor

Key Features

Feature	Design Value
Programmable reset delay	Configurable from 1.25 ms to 10 s using single external capacitor-eliminates need for multiple fixed-delay parts
Ultra-low quiescent current	2.4 μA typical enables >10-year battery life in coin-cell–powered IoT sensors and wearables
High-threshold accuracy	±0.5% over –40°C to 125°C ensures robust reset timing across automotive and industrial thermal cycles
Fixed 2.79-V threshold	Optimized for 3.0-V systems-no resistor divider required, reducing BOM count and layout area
Open-drain RESET output	Supports mixed-voltage systems and multi-source reset arbitration via wired-OR topology

Applications

Microcontroller Power-On Reset	FPGA Configuration Supervision
Use Scenario: Ensures clean startup of ARM Cortex-M or RISC-V MCUs after power ramp-up or brownout recovery. IC Role / Device Role / Timing Role: Monitors 3.0-V core or I/O supply; asserts RESET until voltage stabilizes above 2.79 V and holds for 20–300 ms delay. Use Value: Prevents MCU lockup or corrupted register initialization by guaranteeing minimum reset pulse width and precise voltage threshold.	Use Scenario: Validates configuration voltage integrity before FPGA bitstream loading begins. IC Role / Device Role / Timing Role: Supervises 3.0-V bank supply; delays release of FPGA PROG_B or INIT_B signal until rail is stable and delay expires. Use Value: Avoids configuration failure due to premature release of programming signals during power transients.
Battery-Powered Sensor Node	Industrial PLC I/O Module
Use Scenario: Maintains reliable reset during Li-ion discharge from 4.2 V down to 2.8 V, where 3.0-V rail may dip near threshold. IC Role / Device Role / Timing Role: SENSE connected to regulated 3.0-V output; MR tied to watchdog timer output for fail-safe recovery. Use Value: 2.4 μA I_DD extends battery life; ±0.5% V_IT accuracy prevents false resets during gradual voltage decay.	Use Scenario: Protects digital I/O drivers from operating outside safe voltage margins in harsh factory environments. IC Role / Device Role / Timing Role: Monitors isolated 3.0-V auxiliary supply feeding communication interfaces (RS-485, CAN transceivers). Use Value: –40°C to 125°C rating ensures operation in uncontrolled enclosures; open-drain RESET interfaces directly with optocoupler inputs.

Microcontroller Power-On Reset

FPGA Configuration Supervision

Use Scenario: Ensures clean startup of ARM Cortex-M or RISC-V MCUs after power ramp-up or brownout recovery.

IC Role / Device Role / Timing Role: Monitors 3.0-V core or I/O supply; asserts RESET until voltage stabilizes above 2.79 V and holds for 20–300 ms delay.

Use Value: Prevents MCU lockup or corrupted register initialization by guaranteeing minimum reset pulse width and precise voltage threshold.

Use Scenario: Validates configuration voltage integrity before FPGA bitstream loading begins.

IC Role / Device Role / Timing Role: Supervises 3.0-V bank supply; delays release of FPGA PROG_B or INIT_B signal until rail is stable and delay expires.

Use Value: Avoids configuration failure due to premature release of programming signals during power transients.

Battery-Powered Sensor Node

Industrial PLC I/O Module

Use Scenario: Maintains reliable reset during Li-ion discharge from 4.2 V down to 2.8 V, where 3.0-V rail may dip near threshold.

IC Role / Device Role / Timing Role: SENSE connected to regulated 3.0-V output; MR tied to watchdog timer output for fail-safe recovery.

Use Value: 2.4 μA I_DD extends battery life; ±0.5% V_IT accuracy prevents false resets during gradual voltage decay.

Use Scenario: Protects digital I/O drivers from operating outside safe voltage margins in harsh factory environments.

IC Role / Device Role / Timing Role: Monitors isolated 3.0-V auxiliary supply feeding communication interfaces (RS-485, CAN transceivers).

Use Value: –40°C to 125°C rating ensures operation in uncontrolled enclosures; open-drain RESET interfaces directly with optocoupler inputs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar supervisory circuit applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS3808G33DRVT	3.07-V threshold for 3.3-V rails; otherwise identical architecture, pinout, and delay programming	Designed for 3.3-V systems-not suitable for 3.0-V rails without risk of premature reset	Select only if supervising 3.3-V supplies; not a drop-in replacement for TPS3808G30DRVT
MAX6326UT30D3+	Fixed 3.0-V threshold, 20-ms delay only, 3.5-μA I_DD, SOT-23-5 package (no MR pin)	Lacks manual reset and programmable delay; limited flexibility in timing-critical designs	Use where minimal footprint and fixed delay suffice; MR and CT flexibility absent

Compared with TPS3808G30DRVT, TPS3808G33DRVT targets different rail voltages and requires board-level validation for threshold match, while MAX6326UT30D3+ sacrifices programmability and MR functionality for smaller size and lower cost in static-reset applications.

Availability

TPS3808G30DRVT is available at Aetrix Electronics and suitable for microcontroller power sequencing, FPGA configuration management, and battery-powered sensor node designs requiring stable component supply and long-term lifecycle support.

Supply support for TPS3808G30DRVT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in power management, signal chain, and high-reliability ICs.

The TPS3808 family is engineered for ultra-low-power system supervision in portable, automotive, and industrial applications-prioritizing precision threshold detection, flexible reset timing, and extended temperature operation.

FAQ

What is the exact threshold voltage of the TPS3808G30DRVT, and how is it calibrated?

The TPS3808G30DRVT has a nominal threshold voltage (V_IT) of 2.79 V, factory-trimmed for 3.0-V nominal rails. This value is achieved using a precision internal reference and achieves ±0.5% typical accuracy over –40°C to 125°C, as specified in TI's SBVS050M datasheet Section 5 and 7.5. No external calibration is required.

Can the TPS3808G30DRVT be used to supervise a 2.8-V rail?

No-the TPS3808G30DRVT is optimized for 3.0-V rails with a fixed 2.79-V threshold. Supervising a 2.8-V rail risks unreliable operation, as the margin between rail and threshold is only 0.01 V. For 2.8-V systems, consider the adjustable TPS3808G01 or a custom resistor-divider solution with TPS3808G01DBVR.

How does the CT pin configure reset delay on the TPS3808G30DRVT?

The CT pin on the TPS3808G30DRVT sets reset delay via three configurations: open circuit yields 20 ms, connection to V_DD through 40–200 kΩ yields 300 ms, and connection to a ground-referenced capacitor ≥100 pF enables user-programmable delay from 1.25 ms to 10 s. The internal 220-nA current source charges the capacitor to 1.23 V to terminate delay.

Is the TPS3808G30DRVT pin-compatible with other TPS3808 variants?

Yes-TPS3808G30DRVT shares identical pinout (DRV/WSON-6 and DBV/SOT-23-6), electrical characteristics, and functional behavior with all TPS3808x family members. Only the threshold voltage differs; swapping variants requires verification that the new V_IT matches the target rail.

Does the TPS3808G30DRVT support operation below 1.7 V supply voltage?

No-the absolute minimum recommended V_DD is 1.7 V per Section 7.3 of the datasheet. Below this, the device may not assert RESET reliably, and Section 8.4.3 states RESET behavior is undefined when V_DD falls below the power-on reset voltage (V_POR ≈ 0.8 V). Operation must remain within 1.7–6.5 V.

TPS3808G30DRVT Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 6-WDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: Simple Reset/Power-On Reset

Number of Voltages Monitored:: 1

Voltage - Threshold:: 2.79V

Output:: Open Drain or Open Collector

Reset:: Active Low

Reset Timeout:: Adjustable/Selectable

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-WSON (2x2)

TPS3808G30DRVT FAQ

1.How can I place an order for TPS3808G30DRVT through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS3808G30DRVT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS3808G30DRVT reliable?

The price and inventory of TPS3808G30DRVT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3808G30DRVT is usually 5 days.

3.What payment methods are accepted for TPS3808G30DRVT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3808G30DRVT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS3808G30DRVT?

TPS3808G30DRVT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS3808G30DRVT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS3808G30DRVT?

For technical support, including TPS3808G30DRVT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3808G30DRVT requirements.

6.How does Aetrix verify that TPS3808G30DRVT is sourced from the original manufacturer or authorized distributors?

All TPS3808G30DRVT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3808G30DRVT meets industry standards.

7.What is the process for return or replacement of TPS3808G30DRVT?

All TPS3808G30DRVT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3808G30DRVT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS3808G30DRVT part is unused and in its original packaging.

Return procedure for TPS3808G30DRVT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…