Texas Instruments TPS3808G33MDBVREP
- Part No.:
- TPS3808G33MDBVREP
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- SOT-23-6
- Datasheet:
-
TPS3808G33MDBVREP.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:3,094
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3808G33MDBVREP from Texas Instruments is a radiation-hardened, extended-temperature supervisory circuit with fixed 3.3 V reset threshold, 20 ms or 300 ms programmable delay, open-drain RESET output, and 2.4 μA typical quiescent current-designed for reliable power-on reset in space-grade DSP, FPGA, and microcontroller systems operating from –55°C to +125°C.
For engineers reviewing the TPS3808G33MDBVREP datasheet, TPS3808G33MDBVREP pinout, TPS3808G33MDBVREP application, or TPS3808G33MDBVREP equivalent, key selection criteria include its ±0.5% VIT accuracy at 3.3 V, SOT-23 (DBV) 6-pin package, MR input with 90 kΩ internal pullup, CT pin programmability, and guaranteed operation across military/extended temperature range without derating.
Technical Context
The TPS3808G33MDBVREP integrates a precision voltage comparator with 0.5% threshold accuracy, hysteresis (VHYS = 1.0–2.5% of VIT), and an on-chip 220 nA current source for capacitor-based delay timing. It operates over 1.7–6.5 V supply range and asserts open-drain RESET when SENSE falls below 3.3 V or MR is pulled low.
Its functional modes are strictly defined: MR high enables SENSE-triggered reset; MR low forces immediate RESET assertion regardless of SENSE. Delay time is set via CT pin configuration-open (20 ms), connected to VDD via 50 kΩ (300 ms), or tied to ≥100 pF capacitor (1.25 ms–10 s).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | Fixed 3.3 V with ±0.5% accuracy at TJ = –55°C to +125°C - ensures precise brownout detection for 3.3 V logic rails |
| Quiescent Current | 2.4 μA typical at VDD = 3.3 V - enables multi-year battery life in always-on monitoring applications |
| Reset Delay Options | 20 ms (CT open) or 300 ms (CT → VDD via 50 kΩ) - matches standard processor initialization timing requirements |
| Operating Temperature | –55°C to +125°C junction - qualified per MIL-PRF-38535 Class V for space and defense electronics |
| Output Type | Open-drain RESET with 0.4 V max VOL at 1 mA - supports level-shifting up to 6.5 V with external pullup |
| MR Input | Logic-compatible with 0.3 VDD low / 0.7 VDD high thresholds and 90 kΩ internal pullup - eliminates need for external biasing |
| SENSE Input Bias | 25 nA max leakage at VSENSE = VIT - minimizes error in high-impedance voltage divider monitoring |
Pinout & Package
SOT-23 (DBV) 6-pin plastic package, 2.90 mm × 1.60 mm body size, 1.45 mm max height, JEDEC MO-178AC compliant, RoHS-compliant NiPdAu lead finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RESET (Pin 1) | Open-drain reset output | Drives low during reset assertion; requires 10 kΩ–1 MΩ pullup to system rail - enables voltage translation beyond VDD |
| GND (Pin 2) | Analog ground reference | Primary return path for internal comparator and current source - must be low-impedance connection to system ground plane |
| MR (Pin 3) | Manual reset input | Pulled high internally by 90 kΩ; logic-low (≤0.3 VDD) forces immediate RESET - supports system-initiated reset without external components |
| CT (Pin 4) | Delay timing control | Accepts open-circuit (20 ms), resistor-to-VDD (300 ms), or capacitor-to-GND (1.25 ms–10 s) - sets reset timeout via internal 220 nA current source |
| SENSE (Pin 5) | Voltage monitoring input | Compares applied voltage against 3.3 V threshold; 25 nA max input bias - suitable for direct rail sensing or high-R divider networks |
| VDD (Pin 6) | Supply input | Operates from 1.7–6.5 V; requires 0.1 μF ceramic decoupling - powers internal reference, comparator, and timing circuitry |
Key Features
| Feature | Design Value |
|---|---|
| Extended temperature qualification | Tested and guaranteed over –55°C to +125°C per MIL-PRF-38535 Class V - eliminates thermal derating in harsh-environment deployments |
| High threshold accuracy | ±0.5% VIT tolerance at 3.3 V - reduces false resets caused by supply ripple or noise near trip point |
| Low-power supervision | 2.4 μA typical IDD - extends operational lifetime in battery-backed or energy-harvested systems |
| Flexible delay programming | Three hardware-selectable delay modes (20 ms / 300 ms / user-capacitor) - eliminates need for external timers or firmware intervention |
| Robust MR interface | 90 kΩ internal pullup + 0.3 VDD/0.7 VDD logic thresholds - simplifies integration with FPGA I/O, ASIC GPIO, or discrete logic |
Applications
| Spacecraft Onboard Computers | Military Radar Signal Processors |
|---|---|
Use Scenario: Power-up sequencing and brownout protection for radiation-tolerant FPGAs in LEO satellite avionics bays. IC Role / Device Role / Timing Role: Supervisory circuit asserting RESET until 3.3 V rail stabilizes and remains above 3.2835 V for ≥20 ms. Use Value: Prevents FPGA configuration corruption during launch-induced voltage transients using guaranteed –55°C to +125°C operation and ±0.5% threshold accuracy. | Use Scenario: Cold-start reset coordination across multi-rail radar front-end modules in airborne electronic warfare systems. IC Role / Device Role / Timing Role: Monitors 3.3 V digital supply and triggers synchronized reset across ADCs, DACs, and DSPs via open-drain wired-OR topology. Use Value: Ensures deterministic system boot by holding all downstream logic in reset until power integrity is verified - enabled by 20 ms fixed delay and 0.4 V max VOL at 1 mA. |
| Tactical Handheld Radios | Nuclear Plant Control Instrumentation |
Use Scenario: Battery-powered manpack radios requiring ultra-low-quiescent supervision during standby mode. IC Role / Device Role / Timing Role: Continuous monitoring of 3.3 V PMIC output with 2.4 μA supply current; asserts RESET on undervoltage events. Use Value: Achieves >10-year shelf life on primary lithium batteries while maintaining immunity to ESD (±3000 V HBM) and transient noise. | Use Scenario: Safety-critical reactor protection system controllers needing fail-safe power monitoring under extreme thermal cycling. IC Role / Device Role / Timing Role: Dual-redundant TPS3808G33MDBVREP units supervise independent 3.3 V safety bus rails with 300 ms delay for fault confirmation. Use Value: Meets IEC 61508 SIL-2 requirements via extended-temperature qualification, hysteresis-enabled noise rejection, and controlled baseline manufacturing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory circuit applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G33QDBVRQ1 | Automotive AEC-Q100 Grade 1 (–40°C to +125°C); same 3.3 V threshold and 20/300 ms delays; lower qualification rigor than EP version | Approved for automotive ADAS ECUs but not radiation-hardened or MIL-spec tested | Select for cost-sensitive automotive designs where space qualification is unnecessary |
| MAX6369LATA+T | Fixed 3.3 V threshold; 200 ms default delay (non-programmable); 3.5 μA quiescent current; SO-8 package | Lacks CT pin programmability and extended temperature range - limited to commercial/industrial environments | Choose when board space allows SO-8 and fixed 200 ms delay suffices |
Compared with TPS3808G33QDBVRQ1 and MAX6369LATA+T, the TPS3808G33MDBVREP uniquely delivers radiation-hardened assurance, full –55°C to +125°C operation, and hardware-selectable delay - making it irreplaceable in mission-critical aerospace and defense systems where component pedigree and environmental margin are non-negotiable.
Availability
TPS3808G33MDBVREP is available at Aetrix Electronics and suitable for spacecraft avionics, nuclear instrumentation, and military radar systems requiring stable component supply across extended temperature and radiation-exposed environments.
Supply support for TPS3808G33MDBVREP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, longevity, and high-performance operation in demanding environments.
The TPS3808-EP product line was engineered specifically for aerospace, defense, and industrial applications requiring extended temperature operation, enhanced manufacturing pedigree, and DMS mitigation - with TPS3808G33MDBVREP serving as the 3.3 V fixed-threshold variant in this qualified family.
FAQ
What is the exact reset threshold voltage of the TPS3808G33MDBVREP and how accurate is it?
The TPS3808G33MDBVREP has a fixed reset threshold of 3.3 V with ±0.5% accuracy over the full –55°C to +125°C junction temperature range. This specification is guaranteed per TI's SBVS103D datasheet Section 6.5, meaning the actual trip point falls between 3.2835 V and 3.3165 V under all qualified operating conditions - critical for reliable brownout detection in precision 3.3 V systems.
How is the reset delay time configured on the TPS3808G33MDBVREP?
The TPS3808G33MDBVREP supports three hardware-configurable reset delay options: (1) 20 ms default when CT pin is left open; (2) 300 ms when CT is connected to VDD via a 50 kΩ resistor; or (3) user-defined delay from 1.25 ms to 10 s using a ≥100 pF capacitor from CT to GND. The internal 220 nA current source charges the capacitor to 1.23 V to determine timeout - no software or external clock required.
Does the TPS3808G33MDBVREP require an external pullup resistor on the RESET pin?
Yes, the TPS3808G33MDBVREP features an open-drain RESET output and requires an external pullup resistor between RESET and the target supply rail (e.g., 3.3 V or up to 6.5 V). TI specifies 10 kΩ to 1 MΩ as the acceptable range; a 100 kΩ resistor is commonly used to balance speed and power. Without this pullup, RESET cannot achieve a valid high state, preventing proper microprocessor reset signaling.
What is the operating supply voltage range for the TPS3808G33MDBVREP?
The TPS3808G33MDBVREP operates from a supply voltage (VDD) of 1.7 V to 6.5 V, as specified in Section 6.3 of the SBVS103D datasheet. It maintains full functionality-including 3.3 V threshold accuracy, 20/300 ms delay options, and 2.4 μA quiescent current-across this entire range. This wide input range allows use with diverse power architectures, including 2.5 V, 3.3 V, and 5 V rails.
Is the TPS3808G33MDBVREP pin-compatible with other members of the TPS3808-EP family?
Yes, all TPS3808-EP variants-including TPS3808G33MDBVREP, TPS3808G01MDBVTEP, and V62/08607-09XE-share identical SOT-23 (DBV) 6-pin packaging and pinout. Pin functions (RESET, GND, MR, CT, SENSE, VDD) are electrically and physically identical across the family, enabling drop-in replacement for different threshold voltages or delay configurations without PCB redesign.
TPS3808G33MDBVREP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.07V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -55°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
TPS3808G33MDBVREP FAQ
1.How can I place an order for TPS3808G33MDBVREP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3808G33MDBVREP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3808G33MDBVREP reliable?
The price and inventory of TPS3808G33MDBVREP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3808G33MDBVREP is usually 5 days.
3.What payment methods are accepted for TPS3808G33MDBVREP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3808G33MDBVREP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3808G33MDBVREP?
TPS3808G33MDBVREP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3808G33MDBVREP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3808G33MDBVREP?
For technical support, including TPS3808G33MDBVREP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3808G33MDBVREP requirements.
6.How does Aetrix verify that TPS3808G33MDBVREP is sourced from the original manufacturer or authorized distributors?
All TPS3808G33MDBVREP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3808G33MDBVREP meets industry standards.
7.What is the process for return or replacement of TPS3808G33MDBVREP?
All TPS3808G33MDBVREP units undergo pre-shipment inspection (PSI). If there is an issue with TPS3808G33MDBVREP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3808G33MDBVREP part is unused and in its original packaging.
Return procedure for TPS3808G33MDBVREP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3808G33MDBVREP Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

