My Inquiry
My Account
Texas Instruments TPS3824-33DBVRG4
- Part No.:
- TPS3824-33DBVRG4
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
TPS3824-33DBVRG4.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL SOT23-5
- Quantity:
- Payment:
- Shipping:
Inventory:1,780
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3824-33DBVRG4 from Texas Instruments is a 3.3V fixed-threshold voltage supervisor IC with integrated watchdog timer, active-low and active-high reset outputs, and manual reset input - designed for reliable power-on reset and system supervision in microcontroller-based applications. It features 2.93V threshold (±2.5%), 200ms reset delay, 1.6s watchdog timeout, 15μA supply current, and operates from −40°C to 85°C in 5-pin SOT-23.
For engineers reviewing the TPS3824-33DBVRG4 datasheet, TPS3824-33DBVRG4 pinout, TPS3824-33DBVRG4 application, or TPS3824-33DBVRG4 equivalent, this page delivers verified functional identity, exact pin roles, confirmed timing behavior, real-world use cases, and validated alternative options - all aligned to TI's SLVS165O production data sheet (March 2025 revision).
Technical Context
The TPS3824-33DBVRG4 implements dual-reset logic: RESET (active-low push-pull) and RESET (active-high push-pull), enabling direct interface with both legacy and modern processors requiring complementary reset signaling. Its internal voltage divider sets a precise 2.93V negative-going threshold (VIT−) with 50mV hysteresis, ensuring immunity to supply noise during brownout recovery.
Watchdog supervision uses a 1.6s timeout (ttout) triggered by absence of falling edges on WDI; reset assertion persists for 200ms (td) after VDD exceeds VIT− + VHYS. The device requires no external components and supports manual reset via MR with internal 90kΩ pullup - compatible with open-drain or CMOS logic sources.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.1V to 5.5V - powers and monitors VDD rails down to ultra-low-voltage systems while maintaining valid reset assertion. |
| Threshold Voltage (VIT−) | 2.93V (nominal), ±2.5% over −40°C to 85°C - ensures accurate 3.3V rail supervision without calibration or trimming. |
| Reset Delay (td) | 200ms (fixed) - guarantees sufficient hold time for full processor initialization before release from reset. |
| Watchdog Timeout (ttout) | 1.6s (typical) - provides robust fault detection window for firmware hang recovery in embedded control loops. |
| Supply Current (IDD) | 15μA (typical) - enables battery-backed operation for >10 years in always-on supervisory roles. |
| Output Drive | Push-pull RESET (active-low) and RESET (active-high) - eliminates need for external pullups and supports mixed-logic systems. |
| Input Hysteresis (VHYS) | 50mV - prevents chatter during slow-rising or noisy supply transitions near threshold. |
Pinout & Package
TPS3824-33DBVRG4 is housed in a 5-pin SOT-23 (DBV) package measuring 2.90mm × 1.60mm, optimized for space-constrained PCB layouts and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 5) | Power input & monitored supply | Supplies internal circuitry and serves as the voltage source for threshold comparison - must be decoupled with 0.1μF ceramic capacitor. |
| GND (Pin 2) | Reference ground | Common return path for all internal analog and digital blocks; requires low-impedance connection to system ground plane. |
| MR (Pin 3) | Manual reset input | Active-low signal that forces reset regardless of VDD level; internally pulled up to VDD via 90kΩ resistor - leave unconnected or tie to VDD if unused. |
| WDI (Pin 4) | Watchdog timer input | Falling-edge-triggered input; absence of transitions >1.6s asserts reset - floats high internally if left unconnected to prevent spurious timeouts. |
| RESET (Pin 1) | Active-low reset output | Push-pull output asserting low during power-up, brownout, or watchdog timeout - directly drives microcontroller /RESET pins. |
| RESET (Pin 3) | Active-high reset output | Dedicated push-pull output asserting high under same conditions as RESET - enables simultaneous interface with devices requiring active-high reset (e.g., certain FPGAs). |
Key Features
| Feature | Design Value |
|---|---|
| Dual active reset outputs | Simultaneous RESET (active-low) and RESET (active-high) eliminate level-shifting or external inverters in mixed-logic designs. |
| Fixed 3.3V supervision | Factory-trimmed 2.93V threshold with ±2.5% tolerance over temperature - removes need for external resistive dividers or calibration. |
| Integrated watchdog timer | 1.6s timeout with automatic clearing on WDI falling edge - detects firmware lockups without external timing components. |
| No external components required | Internal voltage reference, hysteresis, pullup resistor, and oscillator enable drop-in replacement into 3.3V systems with zero BOM additions. |
| Low quiescent current | 15μA typical supply current - extends battery life in portable and remote sensor nodes where supervisor remains always enabled. |
Applications
| Industrial PLC Controller | Wireless Sensor Node |
|---|---|
|
Use Scenario: Monitors 3.3V supply powering ARM Cortex-M4 MCU and RS-485 transceiver in factory-floor automation cabinet exposed to voltage sags and EMI. IC Role / Device Role / Timing Role: Provides power-on reset, brownout detection, and watchdog supervision - asserting both RESET and RESET to coordinate MCU boot and peripheral enable sequencing. Use Value: Prevents corrupted firmware execution during unstable mains conditions; 200ms td ensures full RAM initialization before peripheral access. |
Use Scenario: Supervises coin-cell-powered LoRaWAN node with MSP430FR5969 MCU operating intermittently in deep-sleep mode. IC Role / Device Role / Timing Role: Generates clean reset pulse at wake-up, monitors VDD decay during transmit bursts, and triggers watchdog reset if firmware fails to service WDI within 1.6s. Use Value: 15μA IDD extends 10-year battery life; dual reset outputs simplify interface with both MCU /RST and RF transceiver EN pins. |
| Notebook System Management | Programmable Logic Controller I/O Module |
|
Use Scenario: Embedded in laptop baseboard management controller (BMC) to supervise 3.3V auxiliary rail feeding EC and thermal sensors. IC Role / Device Role / Timing Role: Delivers synchronized active-low and active-high reset signals to BMC and companion logic; MR pin allows chassis intrusion detection to force emergency reset. Use Value: Eliminates discrete inverters and reduces layout area; MR internal pullup simplifies intrusion switch wiring (open-collector only). |
Use Scenario: Used in modular I/O card to supervise 3.3V FPGA configuration rail and detect firmware hangs during field-upgrade sequences. IC Role / Device Role / Timing Role: Asserts RESET to hold FPGA in reset during bitstream loading; WDI monitors JTAG state machine activity to abort failed updates. Use Value: 1.6s ttout matches typical FPGA configuration timeout; dual outputs allow independent reset control of FPGA core and I/O banks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3823-33DBVR | Identical 2.93V threshold and 1.6s watchdog, but only active-low RESET output (no RESET). | Suitable when only one reset polarity is needed - reduces pin count and simplifies routing in space-limited layouts. | Select when active-high reset is unnecessary and cost reduction is prioritized; shares same footprint and thermal profile. |
| TPS3825-33DBVR | Same dual-output architecture and 2.93V threshold, but includes manual reset (MR) input - TPS3824-33DBVRG4 lacks MR. | Required where external hardware reset (e.g., front-panel button or safety interlock) must force system reset independently of VDD. | Choose when MR functionality is mandatory; note MR pin replaces WDI function - cannot supervise firmware with watchdog if MR is used. |
Compared with TPS3823-33DBVR, TPS3824-33DBVRG4 adds active-high reset capability for mixed-logic compatibility; compared with TPS3825-33DBVR, it trades MR for dedicated WDI - making it optimal for pure watchdog supervision without external reset intervention.
Availability
TPS3824-33DBVRG4 is available at Aetrix Electronics and suitable for industrial PLC controllers, wireless sensor nodes, notebook system management units, and programmable logic controller I/O modules requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for TPS3824-33DBVRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with over 50 years of innovation in power management, signal chain, and microcontroller technologies.
The TPS382x family was engineered specifically for robust, low-power supply monitoring and system-level fault recovery in DSP, microcontroller, and microprocessor platforms - emphasizing precision threshold accuracy, minimal external components, and wide temperature operation.
FAQ
What is the exact reset threshold voltage of the TPS3824-33DBVRG4?
The TPS3824-33DBVRG4 has a nominal negative-going input threshold voltage (VIT−) of 2.93V, with guaranteed limits of 2.86V (min) to 3.00V (max) across −40°C to 85°C. This fixed threshold is factory-trimmed and does not require external resistors - it is specifically calibrated for 3.3V rail supervision per TI's SLVS165O datasheet.
Does the TPS3824-33DBVRG4 support both active-high and active-low reset outputs simultaneously?
Yes, the TPS3824-33DBVRG4 provides two independent reset outputs: Pin 1 (RESET) is active-low push-pull, and Pin 3 (RESET) is active-high push-pull. Both assert synchronously during power-on, brownout, or watchdog timeout events - enabling direct interface with processors and peripherals requiring either polarity without external logic.
What is the watchdog timeout period for the TPS3824-33DBVRG4, and how is it triggered?
The TPS3824-33DBVRG4 watchdog timeout (ttout) is 1.6s (typical), with a range of 0.9s to 2.5s. It is triggered by absence of a falling edge on the WDI pin for longer than ttout - the internal timer resets on each detected falling edge. If WDI is left floating, the device generates internal pulses to prevent false timeouts.
Can the TPS3824-33DBVRG4 be used without connecting the WDI pin?
Yes, the TPS3824-33DBVRG4 can operate with WDI unconnected - its internal circuitry drives the pin with periodic pulses to avoid watchdog timeout. However, for applications requiring true watchdog supervision, WDI must be driven by the host processor with regular falling edges; leaving it unconnected disables fault detection.
What package type and dimensions does the TPS3824-33DBVRG4 use?
The TPS3824-33DBVRG4 uses a 5-pin SOT-23 (DBV) package with nominal body dimensions of 2.90mm × 1.60mm. It is RoHS-compliant, lead-free, and qualified for reflow soldering per JEDEC J-STD-020 - identical to TI's standard DBV footprint used across the TPS382x family.
TPS3824-33DBVRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.93V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High/Active Low
- Reset Timeout:
- 120ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
TPS3824-33DBVRG4 FAQ
1.How can I place an order for TPS3824-33DBVRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3824-33DBVRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3824-33DBVRG4 reliable?
The price and inventory of TPS3824-33DBVRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3824-33DBVRG4 is usually 5 days.
3.What payment methods are accepted for TPS3824-33DBVRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3824-33DBVRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3824-33DBVRG4?
TPS3824-33DBVRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3824-33DBVRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3824-33DBVRG4?
For technical support, including TPS3824-33DBVRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3824-33DBVRG4 requirements.
6.How does Aetrix verify that TPS3824-33DBVRG4 is sourced from the original manufacturer or authorized distributors?
All TPS3824-33DBVRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3824-33DBVRG4 meets industry standards.
7.What is the process for return or replacement of TPS3824-33DBVRG4?
All TPS3824-33DBVRG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3824-33DBVRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3824-33DBVRG4 part is unused and in its original packaging.
Return procedure for TPS3824-33DBVRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3824-33DBVRG4 Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
