Texas Instruments TPS3850G12DRCR
- Part No.:
- TPS3850G12DRCR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TPS3850G12DRCR.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 10VSON
- Quantity:
- Payment:

- Shipping:

Inventory:4,887
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3850G12DRCR from Texas Instruments is a precision voltage supervisor IC with integrated programmable window watchdog timer, designed for high-reliability power-rail monitoring in microcontroller and SoC systems. It delivers 0.8% threshold accuracy over –40°C to +125°C, supports 1.6 V–6.5 V supply range, features open-drain RESET and WDO outputs, and enables ±4% or ±7% fault windows on rails from 0.9 V to 5.0 V - used in ultrasound scanners and active antenna systems.
For engineers reviewing the TPS3850G12DRCR datasheet, TPS3850G12DRCR pinout, TPS3850G12DRCR application, or TPS3850G12DRCR equivalent, this page provides verified functional identity, validated 10-pin VSON package mapping, confirmed watchdog timing ratios (1:2, 1:4, 3:4), factory- and capacitor-programmable reset/watchdog delays, and real-world use cases in medical, telecom, and industrial embedded systems.
Technical Context
The TPS3850G12DRCR implements dual independent timing paths: one for RESET delay (programmed via CRST pin using capacitor or 10-kΩ pullup) and another for window watchdog boundaries (set by CWD pin plus SET0/SET1 logic). Its precision window comparator uses trimmed internal references and achieves 0.5% hysteresis, enabling robust immunity to rail noise and glitch-induced false triggers.
Watchdog operation requires a falling edge on WDI within a dynamically defined time window bounded by tWDL and tWDU - both configurable across eight combinations of CWD connection (NC, 10-kΩ, capacitor) and SET0/SET1 states. The device disables watchdog functionality when SET0 = SET1 = 1 and CWD = NC or 10-kΩ, supporting development-mode safety.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 1.6 V to 6.5 V - supports wide-input industrial and battery-powered systems without external LDO. |
| Voltage Threshold Accuracy | ±0.8% over –40°C to +125°C - ensures reliable reset assertion before MCU brownout or overvoltage damage. |
| Supply Current | 10 µA typical - enables always-on supervision in ultra-low-power applications like infusion pumps. |
| Reset Delay Options | Factory-programmed (170–230 ms) or capacitor-programmable (703 µs to 3.22 s) - allows flexible startup sequencing. |
| Watchdog Window Ratios | 1:8, 3:4, 1:2 - selectable via SET0/SET1/CWD - provides precise fault-detection resolution for critical firmware execution windows. |
| Hysteresis | 0.5% - prevents chatter during slow-rising/falling supply transitions in HVAC controllers. |
| Operating Temperature | –40°C to +125°C junction - qualified for under-hood automotive and base station RF modules. |
Pinout & Package
TPS3850G12DRCR is housed in a 3.00-mm × 3.00-mm, 10-pin VSON (DRC) package with exposed thermal pad connected internally to GND. The package supports automated optical inspection and offers low thermal resistance (RθJA = 52.3°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Power supply input | Accepts 1.6–6.5 V; bypass capacitor required for noise immunity in ultrasound scanner power domains. |
| CWD (Pin 2) | Watchdog timeout programming input | Selects upper watchdog boundary via capacitor value or 10-kΩ pullup; NC enables factory defaults. |
| SET0 (Pin 3) | Watchdog configuration logic input | Combined with SET1 and CWD to define watchdog ratio (1:2, 3:4, 1:8) or disable watchdog. |
| CRST (Pin 4) | Reset timeout programming input | Determines RESET delay duration via capacitor (703 µs–3.22 s) or 10-kΩ pullup (8.5–11.5 ms). |
| GND (Pin 5) | Ground reference | Common return for all analog/digital functions; thermal pad must be soldered to PCB ground plane. |
| SET1 (Pin 6) | Watchdog configuration logic input | Paired with SET0 to select watchdog mode; both high disables watchdog during firmware debug cycles. |
| WDI (Pin 7) | Watchdog trigger input | Falling edge must occur between tWDL and tWDU boundaries; ignored when watchdog is disabled or RESET asserted. |
| WDO (Pin 8) | Window watchdog output | Open-drain signal asserting low for tRST duration upon timeout; only active when RESET is high. |
| RESET (Pin 9) | Supervisor reset output | Open-drain output pulled high externally; asserts low on SENSE over/undervoltage and holds for tRST. |
| SENSE (Pin 10) | Monitored voltage input | Direct connection to target rail (0.9–5.0 V); high-impedance input draws ≤2.5 µA at 5 V. |
Key Features
| Feature | Design Value |
|---|---|
| Precision window supervision | 0.8% OV/UV threshold accuracy across full temperature range enables compliance with tight SoC supply specs. |
| Programmable watchdog window | Configurable lower/upper boundaries (e.g., tWDL = 1.48–2.22 ms, tWDU = 23.4–31.6 ms) support deterministic firmware health checks. |
| Factory- and user-programmable delays | CRST and CWD pins accept capacitors or resistors - eliminates need for external timing ICs in robot servo drives. |
| Watchdog disable capability | SET0 = SET1 = 1 with CWD = NC or 10-kΩ disables watchdog without hardware modification - simplifies lab validation. |
| High-temperature operation | Junction rating up to +125°C supports deployment in AAS mMIMO RF front-end enclosures with minimal derating. |
Applications
| Ultrasound Scanner | Storage Area Network |
|---|---|
Use Scenario: Real-time beamforming FPGA and ADC power sequencing with sub-millisecond fault response. IC Role / Device Role / Timing Role: Voltage supervisor and window watchdog ensuring clean boot and continuous firmware execution integrity. Use Value: Prevents corrupted image data due to undetected rail collapse or software lockup during high-duty-cycle scanning. |
Use Scenario: Multi-rail power management for SAS/SATA controller ASICs operating at 1.2 V, 1.8 V, and 3.3 V. IC Role / Device Role / Timing Role: Independent OV/UV monitoring per rail with 0.5% hysteresis to avoid false resets during transient load steps. Use Value: Eliminates unexplained storage controller resets caused by marginal 1.2-V VCORE droop during RAID rebuild bursts. |
| Active Antenna System mMIMO | Robot Servo Drive |
Use Scenario: Monitoring bias supplies for GaN PA stages and FPGA control voltages in outdoor base stations. IC Role / Device Role / Timing Role: High-accuracy (±0.8%) supervision across –40°C to +125°C ambient with watchdog guarding FPGA configuration state. Use Value: Avoids catastrophic PA latch-up by asserting RESET before rail exceeds 5.0 V absolute max during lightning-induced surges. |
Use Scenario: Safety-critical motor control loop supervision where firmware hang must trigger immediate brake engagement. IC Role / Device Role / Timing Role: Window watchdog enforcing strict timing window on WDI pulses from motion controller MCU. Use Value: Guarantees <10-ms fault-to-brake activation by detecting missed WDI edges within 1.85-ms lower boundary (tWDL). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervision and watchdog timer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3851G12DRCR | Includes power-fail input (PFI) and manual reset (MR) pins; identical VDD/SENSE specs and watchdog architecture. | Required where system-level power-fail signaling or operator-initiated reset is needed - e.g., HVAC controller UI panel. | Choose TPS3851G12DRCR if PFI/MR functionality is mandatory; otherwise TPS3850G12DRCR offers cost and pin-count advantage. |
| MAX6373KA29+T | Fixed 2.93-V threshold, no programmable watchdog window; ±1.5% accuracy, 1.6–5.5 V VDD, 8-pin SO. | Suitable only for single-rail, non-window watchdog applications - e.g., basic microcontroller reset in infusion pump main board. | Select MAX6373KA29+T for simple, low-cost reset-only needs; TPS3850G12DRCR is required for multi-threshold, windowed watchdog coverage. |
Compared with TPS3851G12DRCR and MAX6373KA29+T, the TPS3850G12DRCR uniquely balances precision window supervision, field-programmable watchdog timing, and minimal 10-pin VSON footprint - making it optimal for space-constrained, high-integrity systems where both OV/UV detection and dynamic firmware health checking are mandatory.
Availability
TPS3850G12DRCR is available at Aetrix Electronics and suitable for ultrasound scanners, active antenna systems, robot servo drives, and infusion pumps requiring stable component supply across extended temperature and long product lifecycles.
Supply support for TPS3850G12DRCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in high-reliability power management ICs.
The TPS3850G12DRCR belongs to TI's precision voltage supervisor family, engineered specifically for mission-critical embedded systems demanding simultaneous rail monitoring and deterministic watchdog enforcement - such as medical imaging, 5G infrastructure, and industrial automation.
FAQ
What is the function of the CRST pin on the TPS3850G12DRCR?
The CRST pin on the TPS3850G12DRCR programs the reset timeout period. It accepts an external capacitor (0.1–1000 nF) to set delays from 703 µs to 3.22 s, a 10-kΩ pullup to VDD for factory-programmed 8.5–11.5 ms, or can be left unconnected for default 170–230 ms. Internal evaluation takes 381 µs after SENSE enters valid window.
Does the TPS3850G12DRCR support both overvoltage and undervoltage detection on the same rail?
Yes, the TPS3850G12DRCR performs simultaneous overvoltage (VIT+(OV)) and undervoltage (VIT-(UV)) detection on the SENSE pin with 0.8% accuracy across –40°C to +125°C. It supports common rails from 0.9 V to 5.0 V and offers ±4% or ±7% fault windows with 0.5% hysteresis to prevent oscillation near thresholds.
How does the window watchdog timer operate on the TPS3850G12DRCR?
The TPS3850G12DRCR window watchdog requires a falling edge on WDI between tWDL (lower boundary) and tWDU (upper boundary). Boundaries are set by CWD pin (capacitor/resistor/NC) and SET0/SET1 logic, yielding ratios like 1:2 or 3:4. WDO asserts low for tRST duration only when RESET is high and watchdog is enabled.
What package type and dimensions does the TPS3850G12DRCR use?
The TPS3850G12DRCR uses a 3.00-mm × 3.00-mm, 10-pin VSON package (DRC variant) with exposed thermal pad. Pin pitch is 0.5 mm, body thickness is 0.5 mm, and thermal pad must be soldered to PCB ground for RθJA = 52.3°C/W performance.
Can the watchdog function be disabled on the TPS3850G12DRCR during development?
Yes, the watchdog on the TPS3850G12DRCR can be disabled by setting SET0 = SET1 = 1 while connecting CWD to NC or a 10-kΩ pullup to VDD. In this mode, WDI is ignored, and WDO remains high-impedance - enabling safe firmware debugging without unintended timeouts in robot servo drive prototypes.
TPS3850G12DRCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.2V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON (3x3)
TPS3850G12DRCR FAQ
1.How can I place an order for TPS3850G12DRCR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3850G12DRCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3850G12DRCR reliable?
The price and inventory of TPS3850G12DRCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3850G12DRCR is usually 5 days.
3.What payment methods are accepted for TPS3850G12DRCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3850G12DRCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3850G12DRCR?
TPS3850G12DRCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3850G12DRCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3850G12DRCR?
For technical support, including TPS3850G12DRCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3850G12DRCR requirements.
6.How does Aetrix verify that TPS3850G12DRCR is sourced from the original manufacturer or authorized distributors?
All TPS3850G12DRCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3850G12DRCR meets industry standards.
7.What is the process for return or replacement of TPS3850G12DRCR?
All TPS3850G12DRCR units undergo pre-shipment inspection (PSI). If there is an issue with TPS3850G12DRCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3850G12DRCR part is unused and in its original packaging.
Return procedure for TPS3850G12DRCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3850G12DRCR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

