Texas Instruments TPS3850G18QDRCRQ1
- Part No.:
- TPS3850G18QDRCRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TPS3850G18QDRCRQ1.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 10VSON
- Quantity:
- Payment:

- Shipping:

Inventory:4,388
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3850G18QDRCRQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive-qualified precision voltage supervisor with integrated programmable window watchdog timer. It monitors supply rails from 0.9 V to 5.0 V with ±0.8% threshold accuracy over –40°C to +125°C, delivers 10 µA typical supply current, and features factory-programmed or capacitor-adjustable reset (703 µs–3.22 s) and watchdog timeouts. It serves as a safety-critical power-rail monitor and fault-detection enabler in ADAS domain controllers.
For engineers reviewing the TPS3850G18QDRCRQ1 datasheet, TPS3850G18QDRCRQ1 pinout, TPS3850G18QDRCRQ1 application, or TPS3850G18QDRCRQ1 equivalent, this page provides verified functional context, validated pin roles, confirmed timing parameters for reset and window watchdog boundaries, and real-world automotive use cases requiring ISO 26262-aware supervision.
Technical Context
The TPS3850G18QDRCRQ1 implements a dual-comparator window architecture on the SENSE pin with independent overvoltage (VIT+(OV)) and undervoltage (VIT–(UV)) thresholds, each trimmed to ±0.8% accuracy across temperature. Its internal state machine evaluates CRST and CWD pin configurations every time SENSE re-enters the valid window, enabling dynamic timeout selection.
It integrates a dedicated window watchdog with selectable lower/upper timing boundaries (e.g., tWDL = 1.48–2.22 ms / tWDU = 23.4–31.6 ms at SET0=0/SET1=1), where WDI edge timing must fall strictly between those boundaries to prevent WDO assertion. The open-drain RESET and WDO outputs require external pullups and operate independently-WDO only asserts when RESET is high.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 1.6 V to 6.5 V - supports wide-input automotive systems including 3.3 V and 5 V domains without level-shifting. |
| SENSE Threshold Accuracy | ±0.8% max over –40°C to +125°C - ensures reliable reset assertion before microcontroller VDD tolerance limits are violated. |
| Supply Current (IDD) | 10 µA typical - enables always-on supervision in low-power vehicle subsystems without battery drain concerns. |
| Reset Delay Range | 703 µs to 3.22 s - selectable via CRST capacitor (0.1–1000 nF) or factory defaults, meeting diverse SoC startup timing requirements. |
| Watchdog Window Ratio | 1:2, 1:4, 3:4, or disabled - configured by SET0/SET1 logic states, enabling precise fault-window tuning for deterministic recovery. |
| Hysteresis | 0.5% - suppresses false resets due to rail noise or slow transients during brown-out recovery. |
| Package | 3.00 mm × 3.00 mm, 10-pin VSON with wettable flanks - supports automated optical inspection (AOI) and high-density automotive PCB layouts. |
Pinout & Package
TPS3850G18QDRCRQ1 is housed in a 3.00 mm × 3.00 mm, 10-pin VSON package (DRC) with exposed thermal pad connected internally to GND. Wettable flanks enable reliable solder-joint inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Power supply input | Accepts 1.6–6.5 V; requires 0.1-µF bypass capacitor for noise immunity in automotive environments. |
| CWD (Pin 2) | Watchdog timeout programming input | Configures upper watchdog boundary (tWDU) via capacitor or 10-kΩ pullup; selects preset timeouts or disables watchdog with SET pins. |
| SET0 (Pin 3) | Watchdog mode control | Logic input used with SET1 to select watchdog ratio (1:2, 1:4, 3:4), disable watchdog, or set timeout scaling. |
| CRST (Pin 4) | Reset timeout programming input | Determines RESET delay (tRST) via capacitor (0.1–1000 nF) or 10-kΩ pullup; evaluated in 381 µs after SENSE re-enters valid window. |
| GND (Pin 5) | Ground reference | Common return path; thermal pad must be connected to large-area ground plane for thermal management. |
| SET1 (Pin 6) | Watchdog mode control | Paired with SET0 to define watchdog behavior; both pins sampled simultaneously with 500 µs minimum setup interval. |
| WDI (Pin 7) | Watchdog trigger input | Falling-edge sensitive; must transition between tWDL(max) and tWDU(min) to avoid WDO assertion; ignored when watchdog is disabled. |
| WDO (Pin 8) | Window watchdog output | Open-drain; asserts low only when RESET is high and WDI misses timing window; holds low for full tRST duration. |
| RESET (Pin 9) | Supervisor reset output | Open-drain; drives low when SENSE falls below VIT–(UV) or rises above VIT+(OV); deasserts after tRST delay upon rail recovery. |
| SENSE (Pin 10) | Monitored voltage input | Directly connects to rail under supervision (0.9–5.0 V); supports rail-agnostic monitoring independent of VDD voltage. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for –40°C to +125°C ambient operation, HBM ±4 kV and CDM ±1 kV ESD robustness - meets automotive electronics reliability requirements. |
| Precision window supervision | Simultaneous ±0.8% overvoltage and undervoltage detection with 0.5% hysteresis - eliminates need for separate OV/UV ICs in tight-tolerance SoC power domains. |
| Programmable window watchdog | Dedicated WDO output with independently configurable lower (tWDL) and upper (tWDU) timing boundaries - enables fault classification (early vs. late timeout) in safety-critical firmware. |
| Factory- and capacitor-programmable delays | CRST and CWD pins support either precision factory-set timing (9.5% accuracy) or user-adjustable delays via external capacitors - balances design flexibility with production consistency. |
| Watchdog disable capability | SET0/SET1 logic combinations fully disable watchdog function - allows safe development and debug without unintended resets during firmware bring-up. |
Applications
| On-board & Wireless Charger | Digital Cockpit Processing Unit |
|---|---|
|
Use Scenario: Monitors 12 V DC-DC output and 3.3 V/1.8 V SoC rails during charging cycles with high dv/dt and thermal stress. IC Role / Device Role / Timing Role: Voltage supervisor and window watchdog enforcing rail stability and firmware liveness during high-power transient events. Use Value: Prevents charger controller lockup by asserting RESET on rail deviation >±0.8% and triggering WDO on missed WDI edges - ensuring fail-safe shutdown before thermal runaway. |
Use Scenario: Supervises multi-rail power delivery (1.0 V core, 1.8 V I/O, 3.3 V peripherals) in infotainment SoCs operating under variable thermal load. IC Role / Device Role / Timing Role: Dual-threshold supervisor with hysteresis and independent watchdog channel verifying both power integrity and software execution timing. Use Value: Enables deterministic recovery from brown-outs and software hangs via synchronized RESET/WDO signals - critical for ASIL-B cockpit system compliance. |
| ADAS Domain Controller | Automotive Telematics Control Unit |
|
Use Scenario: Secures power sequencing and runtime supervision of radar/Vision SoCs in autonomous driving modules exposed to engine-bay temperatures. IC Role / Device Role / Timing Role: AEC-Q100 Grade 1 supervisor providing fault-detection coverage for ISO 26262 ASIL-D decomposition paths. Use Value: Delivers <0.8% threshold drift over –40°C to +125°C and supports functional safety documentation - reducing FMEDA effort for safety mechanisms. |
Use Scenario: Ensures reliable boot and runtime supervision of LTE/C-V2X modems and GNSS receivers in connected vehicle gateways. IC Role / Device Role / Timing Role: Low-quiescent-current (10 µA) supervisor maintaining supervision during sleep modes while enabling fast wake-up response. Use Value: Extends battery backup runtime during ignition-off periods while guaranteeing rapid, accurate reset assertion on rail faults - improving telematics uptime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervision and watchdog applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3851G18QDRCRQ1 | Includes NMI output and enhanced watchdog diagnostics; identical pinout and electrical specs except for added interrupt functionality. | Required where firmware needs non-maskable interrupt on watchdog timeout, not just reset assertion. | Select TPS3851G18QDRCRQ1 when NMI-driven fault logging or dual-reset-path architectures are needed. |
| MAX6373KA29+T | Fixed 2.93 V threshold, no window watchdog; ±1.5% accuracy, 20 µA IDD, 8-pin SOIC package. | Suitable for single-rail UVLO-only supervision without timing-critical fault classification. | Choose MAX6373KA29+T only for cost-sensitive, non-safety-critical 2.93 V rail monitoring without watchdog requirements. |
Compared with TPS3850G18QDRCRQ1, TPS3851G18QDRCRQ1 adds NMI for richer fault reporting but increases BOM count, while MAX6373KA29+T sacrifices window supervision, accuracy, and watchdog programmability for simplicity and legacy compatibility.
Availability
TPS3850G18QDRCRQ1 is available at Aetrix Electronics and suitable for automotive ADAS domain controllers, digital cockpit processing units, and telematics control units requiring stable component supply with AEC-Q100 qualification and functional safety documentation support.
Supply support for TPS3850G18QDRCRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with deep expertise in automotive-grade power management and functional safety solutions.
The TPS3850-Q1 product line delivers precision voltage supervision and programmable window watchdog functionality specifically for ISO 26262-compliant automotive ECUs where deterministic fault detection and rail integrity assurance are mandatory.
FAQ
What is the operating temperature range for the TPS3850G18QDRCRQ1?
The TPS3850G18QDRCRQ1 is qualified per AEC-Q100 Grade 1 with an ambient operating temperature range of –40°C to +125°C. This rating applies to the full device functionality including voltage supervision accuracy, watchdog timing, and reset delay performance - verified across the entire range with no derating required.
Does the TPS3850G18QDRCRQ1 support monitoring of sub-1.0 V rails?
The TPS3850G18QDRCRQ1 is specified for monitoring rails from 0.9 V to 5.0 V. While its SENSE pin accepts inputs down to GND, the device's internal reference and comparator architecture are optimized for ≥0.9 V thresholds. For sub-0.9 V rails, TI recommends the TPS3850H01Q1 variant, which supports adjustable undervoltage monitoring down to 0.4 V.
How is watchdog disable implemented on the TPS3850G18QDRCRQ1?
Watchdog disable on the TPS3850G18QDRCRQ1 is achieved by setting SET0 = 1 and SET1 = 0. When disabled, the WDI input is ignored, and WDO remains in high-impedance state regardless of WDI activity. This configuration is explicitly defined in Section 6.6 of the datasheet and requires no external components.
What is the accuracy of the factory-programmed reset delay in the TPS3850G18QDRCRQ1?
The factory-programmed reset delay in the TPS3850G18QDRCRQ1 achieves ±9.5% accuracy over –40°C to +125°C. This specification applies only to the default delay settings selected via CRST pin configuration (e.g., NC or 10-kΩ pullup), not to capacitor-programmed delays, which depend on external component tolerances.
Can the TPS3850G18QDRCRQ1 be used without external pullup resistors on RESET and WDO?
No - RESET and WDO are open-drain outputs and require external pullup resistors (1 kΩ to 100 kΩ) to VDD or appropriate logic rail. Omitting pullups results in undefined output states and failure to assert reset or watchdog signals. The datasheet specifies VOL ≤ 0.4 V at 3 mA sink current, confirming active-low open-drain operation.
TPS3850G18QDRCRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.8V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON (3x3)
TPS3850G18QDRCRQ1 FAQ
1.How can I place an order for TPS3850G18QDRCRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3850G18QDRCRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3850G18QDRCRQ1 reliable?
The price and inventory of TPS3850G18QDRCRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3850G18QDRCRQ1 is usually 5 days.
3.What payment methods are accepted for TPS3850G18QDRCRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3850G18QDRCRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3850G18QDRCRQ1?
TPS3850G18QDRCRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3850G18QDRCRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3850G18QDRCRQ1?
For technical support, including TPS3850G18QDRCRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3850G18QDRCRQ1 requirements.
6.How does Aetrix verify that TPS3850G18QDRCRQ1 is sourced from the original manufacturer or authorized distributors?
All TPS3850G18QDRCRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3850G18QDRCRQ1 meets industry standards.
7.What is the process for return or replacement of TPS3850G18QDRCRQ1?
All TPS3850G18QDRCRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3850G18QDRCRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3850G18QDRCRQ1 part is unused and in its original packaging.
Return procedure for TPS3850G18QDRCRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3850G18QDRCRQ1 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

