Texas Instruments TPS3850G30DRCT
- Part No.:
- TPS3850G30DRCT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TPS3850G30DRCT.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 10VSON
- Quantity:
- Payment:

- Shipping:

Inventory:500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3850G30DRCT from Texas Instruments is a precision voltage supervisor IC with integrated programmable window watchdog timer, designed for high-reliability power-rail monitoring in microcontroller and SoC systems. It delivers 0.8% threshold accuracy over –40°C to +125°C, supports 1.6 V–6.5 V supply range, features open-drain RESET and WDO outputs, and enables tight-tolerance fault detection on rails from 0.9 V to 5.0 V - critical for ultrasound scanner and mMIMO baseband power sequencing.
For engineers reviewing the TPS3850G30DRCT datasheet, TPS3850G30DRCT pinout, TPS3850G30DRCT application, or TPS3850G30DRCT equivalent, key selection criteria include its ±4%/±7% factory-selectable fault windows, user-programmable reset delay (703 µs–3.22 s), window watchdog timing configurability via CWD/SET pins, and 10-lead VSON package compatibility with space-constrained industrial and medical PCB layouts.
Technical Context
The TPS3850G30DRCT implements dual independent timing paths: one for precision reset delay (tRST) controlled by CRST pin configuration (capacitor or 10-kΩ pullup), and another for window watchdog boundaries (tWDL/tWDU) set by CWD capacitor value and SET0/SET1 logic states. Its internal reference achieves 0.8% overvoltage (VIT+(OV)) and undervoltage (VIT–(UV)) threshold accuracy across full temperature range, with 0.5% hysteresis ensuring immunity to rail noise and glitches.
It operates as a dual-function supervisory circuit: the SENSE pin monitors external supply rails with ±4% or ±7% fault windows, while the WDI input requires periodic falling-edge transitions within dynamically configurable time windows - enabling detection of both early and late faults in real-time control loops such as robot servo drives and infusion pump controllers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 1.6 V to 6.5 V - supports direct connection to common logic rails (1.8 V, 3.3 V, 5 V) without level-shifting. |
| Voltage Threshold Accuracy | ±0.8% over –40°C to +125°C - ensures reliable reset assertion before microcontroller VDD min/max limits are violated. |
| Supply Current | 10 µA typical - enables always-on supervision in battery-backed or low-power industrial systems. |
| Reset Delay Range | 703 µs to 3.22 s - selectable via CRST capacitor (0.1 nF–1000 nF) or factory-programmed options (e.g., 10 ms). |
| Watchdog Window Ratio | 1:8, 3:4, or 1:2 - configured by SET0/SET1 logic states to match system firmware execution timing margins. |
| SENSE Input Range | 0.9 V to 5.0 V - covers core, I/O, and analog supply rails in SoC-based designs without external dividers. |
| Package | 3.00 mm × 3.00 mm, 10-pin VSON - provides thermal pad for enhanced heat dissipation in sealed enclosures. |
Pinout & Package
TPS3850G30DRCT is housed in a thermally enhanced 3.00 mm × 3.00 mm, 10-pin VSON (DRC) package with exposed thermal pad internally connected to GND. The package supports reflow soldering per JEDEC J-STD-020 and offers RθJA = 52.3°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Power supply input | Accepts 1.6–6.5 V; requires 0.1-µF bypass capacitor for noise immunity in noisy environments. |
| CWD (Pin 2) | Watchdog timeout programming input | Configures tWDU/tWDL via capacitor-to-GND or 10-kΩ pullup; disables watchdog when SET0/SET1 = 1/0. |
| SET0 (Pin 3) | Watchdog window ratio select | Combines with SET1 to define 1:8, 3:4, or 1:2 watchdog window; must be stable ≥500 µs before change. |
| CRST (Pin 4) | Reset timeout programming input | Determines tRST duration via capacitor (0.1–1000 nF) or factory settings; evaluated every SENSE window entry. |
| GND (Pin 5) | Ground reference | Primary return path; thermal pad must be soldered to large-area ground plane for thermal performance. |
| SET1 (Pin 6) | Watchdog window ratio select | Paired with SET0 to configure watchdog behavior; logic state defines lower/upper boundary ratio and disable mode. |
| WDI (Pin 7) | Watchdog input trigger | Requires falling edge between tWDL(max) and tWDU(min); ignored when RESET or WDO is asserted or watchdog disabled. |
| WDO (Pin 8) | Window watchdog output | Open-drain output asserting low during timeout; only active when RESET is high; requires 1–100-kΩ pullup. |
| RESET (Pin 9) | Supervisor reset output | Open-drain output asserting low on OV/UV fault; holds low for tRST after SENSE returns to valid window. |
| SENSE (Pin 10) | Monitored voltage input | Direct connection to rail under supervision (0.9–5.0 V); includes 0.5% hysteresis to reject transient noise. |
Key Features
| Feature | Design Value |
|---|---|
| Precision window watchdog | Configurable tWDL/tWDU boundaries (e.g., 1.48–2.22 ms / 23.4–31.6 ms) enable detection of both stuck and delayed firmware responses. |
| Factory-programmed timing | 9.5% accuracy on tRST and tWDU/tWDL eliminates external component tolerance impact in production-critical applications. |
| Programmable fault windows | ±4% and ±7% OV/UV thresholds support diverse rail tolerances - e.g., ±4% for 1.2-V core supplies, ±7% for 5-V analog rails. |
| Watchdog disable capability | SET0/SET1 = 1/0 disables watchdog entirely, allowing safe development and debug without spurious timeouts. |
| Low-power operation | 10 µA typical IDD enables continuous supervision in energy-sensitive systems like portable medical devices and remote sensors. |
Applications
| Ultrasound Scanner Power Sequencing | Active Antenna System (mMIMO) |
|---|---|
Use Scenario: Sequencing multiple FPGA, ADC, and RFIC power rails during cold start and recovery from brownout events. IC Role / Device Role / Timing Role: TPS3850G30DRCT monitors 1.2-V VCORE and 3.3-V I/O rails, asserts RESET if either exceeds ±4% window, and enforces 10-ms reset hold time before enabling downstream regulators. Use Value: Prevents partial initialization of beamforming ASICs by guaranteeing all rails stabilize within spec before clock enable, reducing field failure rates in Class II medical equipment. | Use Scenario: Ensuring deterministic recovery of distributed mMIMO radio units after transient grid fluctuations in outdoor base stations. IC Role / Device Role / Timing Role: TPS3850G30DRCT supervises 5-V bias rails and feeds WDI with FPGA-generated strobes; watchdog timeout triggers WDO to initiate FPGA reload sequence. Use Value: Enables autonomous recovery from firmware hangs without requiring backhaul intervention, meeting 99.999% uptime SLA for 5G infrastructure. |
| Robot Servo Drive Control | Infusion Pump Safety Monitoring |
Use Scenario: Validating motor driver supply integrity and detecting MCU lockup during high-dynamic torque commands. IC Role / Device Role / Timing Role: TPS3850G30DRCT senses 24-V DC bus and 3.3-V controller rail; uses 1:2 watchdog window to catch missed WDI pulses caused by real-time task overload. Use Value: Halts motor actuation within 100 ms of fault detection, satisfying ISO 13849 PLd safety requirements for collaborative robots. | Use Scenario: Verifying stable operation of microcontroller and motor driver during battery-powered delivery cycles in hospital environments. IC Role / Device Role / Timing Role: TPS3850G30DRCT monitors 3.3-V MCU rail and 5-V stepper driver rail; asserts RESET on undervoltage and triggers WDO on missed watchdog strobes from safety-critical firmware loop. Use Value: Guarantees immediate pump stop and alarm activation upon any power or software anomaly, fulfilling IEC 62304 Class C software safety mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervision and watchdog timer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3851G33DRCT | Fixed 3.3-V threshold (VIT+ = 3.432 V, VIT– = 3.168 V); same 0.8% accuracy, 10-µA IDD, and VSON-10 package. | Designed for single-rail 3.3-V systems; lacks programmable SENSE range of TPS3850G30DRCT (0.9–5.0 V). | Select when supervising only 3.3-V rails and fixed thresholds simplify BOM; not suitable for multi-rail or adjustable-threshold designs. |
| MAX6373KA29+T | Fixed 2.93-V threshold, ±1.5% accuracy, no window watchdog; includes manual reset input and 200-ms factory-fixed reset delay. | Basic reset-only function; no programmable watchdog or hysteresis tuning; SO-8 package (larger footprint than VSON-10). | Choose for cost-sensitive, non-safety-critical applications where only basic OV/UV reset is required and board space permits SO-8. |
Compared with TPS3850G30DRCT, TPS3851G33DRCT offers identical timing and accuracy but sacrifices SENSE flexibility, while MAX6373KA29+T reduces complexity at the expense of watchdog functionality and precision - making TPS3850G30DRCT optimal for safety-critical, multi-rail, and firmware-recovery-aware systems.
Availability
TPS3850G30DRCT is available at Aetrix Electronics and suitable for ultrasound scanner power sequencing, mMIMO base station reliability, robot servo drive control, and infusion pump safety monitoring requiring stable component supply across extended temperature and long product lifecycles.
Supply support for TPS3850G30DRCT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-reliability power management and system supervision ICs.
The TPS3850 family was engineered for mission-critical applications demanding simultaneous precision voltage monitoring and intelligent watchdog functionality - targeting medical imaging, 5G infrastructure, industrial robotics, and safety-certified portable devices.
FAQ
What is the operating temperature range for the TPS3850G30DRCT?
The TPS3850G30DRCT is rated for junction temperatures from –40°C to +125°C, with guaranteed 0.8% voltage threshold accuracy across this full range. Its thermal design - including the exposed thermal pad in the VSON-10 package - supports reliable operation in sealed enclosures and high-ambient environments such as base station radios and motor drive cabinets. This makes the TPS3850G30DRCT suitable for industrial and automotive under-hood applications where ambient temperatures exceed 85°C.
How does the TPS3850G30DRCT implement window watchdog functionality?
The TPS3850G30DRCT implements window watchdog functionality through two independently configurable time boundaries: tWDL (lower) and tWDU (upper). A falling edge on WDI must occur strictly between these boundaries to prevent WDO assertion. These boundaries are set by CWD capacitor value and SET0/SET1 logic states - e.g., SET0=0/SET1=1 yields a 3:4 ratio, while SET0=1/SET1=1 gives 1:2. This architecture detects both early (stuck WDI) and late (missed pulse) faults, unlike standard timeout watchdogs. The TPS3850G30DRCT's dedicated WDO output remains high-impedance when RESET is low, ensuring clean system-level fault isolation.
Can the TPS3850G30DRCT monitor multiple voltage rails simultaneously?
No, the TPS3850G30DRCT monitors only one voltage rail via its single SENSE pin. However, it supports rails from 0.9 V to 5.0 V - covering common core (1.2 V), I/O (1.8 V, 3.3 V), and analog (5 V) supplies - and allows selection of ±4% or ±7% fault windows to match each rail's tolerance. For multi-rail systems, multiple TPS3850G30DRCT devices are used in parallel, each assigned to a specific rail. Its small 3-mm × 3-mm VSON package and low 10-µA quiescent current make this scalable without significant board area or power penalty.
What are the reset delay configuration options for the TPS3850G30DRCT?
The TPS3850G30DRCT offers two reset delay configuration methods: factory-programmed options (e.g., 10 ms or 200 ms) selected via CRST pin states (NC or 10-kΩ pullup to VDD), and user-programmable delays using an external capacitor from CRST to GND (0.1 nF–1000 nF yields 703 µs–3.22 s). The device evaluates CRST configuration each time SENSE re-enters its valid window, enabling dynamic reconfiguration. All options maintain 9.5% timing accuracy, eliminating need for calibration or trimming in production test.
Does the TPS3850G30DRCT support watchdog disable during firmware development?
Yes, the TPS3850G30DRCT supports hardware-based watchdog disable via logic levels on SET0 and SET1 pins: setting SET0 = 1 and SET1 = 0 disables the watchdog timer entirely, causing WDO to remain high-impedance regardless of WDI activity. This allows safe debugging and firmware bring-up without spurious timeouts. When disabled, WDI must still be driven (to VDD or GND) - it cannot float. This feature is documented in Section 6.6 of the datasheet and verified across all temperature and voltage conditions.
TPS3850G30DRCT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON (3x3)
TPS3850G30DRCT FAQ
1.How can I place an order for TPS3850G30DRCT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3850G30DRCT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3850G30DRCT reliable?
The price and inventory of TPS3850G30DRCT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3850G30DRCT is usually 5 days.
3.What payment methods are accepted for TPS3850G30DRCT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3850G30DRCT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3850G30DRCT?
TPS3850G30DRCT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3850G30DRCT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3850G30DRCT?
For technical support, including TPS3850G30DRCT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3850G30DRCT requirements.
6.How does Aetrix verify that TPS3850G30DRCT is sourced from the original manufacturer or authorized distributors?
All TPS3850G30DRCT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3850G30DRCT meets industry standards.
7.What is the process for return or replacement of TPS3850G30DRCT?
All TPS3850G30DRCT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3850G30DRCT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3850G30DRCT part is unused and in its original packaging.
Return procedure for TPS3850G30DRCT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3850G30DRCT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

