Texas Instruments TPS3850G33DRCR
- Part No.:
- TPS3850G33DRCR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TPS3850G33DRCR.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 10VSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,225
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3850G33DRCR from Texas Instruments is a precision voltage supervisor IC with integrated programmable window watchdog timer, designed for high-reliability microcontroller and SoC power-rail monitoring. It delivers 0.8% threshold accuracy over –40°C to +125°C, supports 1.6 V–6.5 V supply range, features open-drain RESET/WDO outputs, and enables ±4% or ±7% fault windows on rails from 0.9 V to 5.0 V - used in ultrasound scanners and active antenna systems.
For engineers reviewing the TPS3850G33DRCR datasheet, TPS3850G33DRCR pinout, TPS3850G33DRCR application, or TPS3850G33DRCR equivalent, key selection criteria include factory-programmed vs capacitor-programmable reset/watchdog timing, SENSE pin glitch immunity (≥5 ps at 3% overdrive), hysteresis (0.5%), and VSON-10 thermal pad grounding requirements.
Technical Context
The TPS3850G33DRCR implements dual independent timing paths: one for RESET delay (programmable via CRST pin using capacitor or 10-kΩ pullup) and another for window watchdog boundaries (tWDL/tWDU), both derived from an internal precision clock. Its window comparator uses matched reference circuitry to achieve 0.8% total accuracy across temperature for both VIT+(OV) and VIT–(UV) thresholds.
Watchdog operation requires precise WDI edge timing within configurable tWDL–tWDU windows (e.g., 1.48–2.22 ms / 23.4–31.6 ms for 3/4 ratio); watchdog disable is achieved by setting SET0=1, SET1=0. The device operates with 10 µA typical supply current and supports 0.2%–0.8% hysteresis to prevent chatter near thresholds.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 1.6 V to 6.5 V - supports wide-input industrial and automotive rails without external regulators |
| Voltage Threshold Accuracy | ±0.8% over –40°C to +125°C - ensures reliable reset assertion before MCU VDD min/max limits are violated |
| Supply Current (IDD) | 10 µA typical - enables always-on supervision in battery-backed or low-power systems |
| SENSE Input Range | 0.9 V to 5.0 V monitored rail - covers core, I/O, and analog supply domains with single device |
| Hysteresis | 0.5% typical - prevents oscillation during slow-ramp or noisy supply transitions |
| Reset Delay Options | Factory-programmed (170–230 ms) or capacitor-programmable (703 µs to 3.22 s) - allows design flexibility without firmware changes |
| Watchdog Window Ratios | 1/8, 3/4, or 1/2 (SET0/SET1 controlled) - enables tuning of fault detection sensitivity vs false-trigger immunity |
Pinout & Package
TPS3850G33DRCR is housed in a 3.00-mm × 3.00-mm, 10-pin VSON package (DRC) with exposed thermal pad internally connected to GND. The package supports high-density PCB layouts and provides low thermal resistance (RθJB = 26.1°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Power supply input | Must be ≥1.6 V for 300 µs at startup; bypass with 0.1-µF capacitor to GND for noise immunity |
| CWD (Pin 2) | Watchdog timeout programming input | Connect capacitor to GND or 10-kΩ resistor to VDD to select factory-programmed tWDU/tWDL values |
| SET0 (Pin 3) | Watchdog configuration logic input | Combined with SET1, selects watchdog ratio (1/8, 3/4, 1/2) or disables watchdog (SET0=1, SET1=0) |
| CRST (Pin 4) | Reset timeout programming input | Capacitor-to-GND sets tRST (703 µs–3.22 s); 10-kΩ pullup enables factory default (170–230 ms) |
| GND (Pin 5) | Ground reference | Primary return path; thermal pad must connect to large-area ground plane for thermal performance |
| SET1 (Pin 6) | Watchdog configuration logic input | Paired with SET0 to define watchdog enable state and window ratio per Table 6.6 |
| WDI (Pin 7) | Watchdog trigger input | Falling edge must occur between tWDL and tWDU boundaries; ignored when watchdog is disabled |
| WDO (Pin 8) | Watchdog output | Open-drain; asserts low for tRST duration after timeout; only active when RESET is high |
| RESET (Pin 9) | Supervisor reset output | Open-drain; asserts low on SENSE over/undervoltage; holds low for programmed tRST after recovery |
| SENSE (Pin 10) | Monitored voltage input | Direct connection to rail under supervision; supports 0.9–5.0 V with ±0.8% threshold accuracy |
Key Features
| Feature | Design Value |
|---|---|
| Precision window watchdog | Configurable lower/upper boundaries (tWDL/tWDU) with 1/8 to 1/2 ratios - enables detection of stuck-at or slow-fail conditions missed by standard watchdogs |
| 0.8% threshold accuracy | Guaranteed over –40°C to +125°C - eliminates need for margining in high-temperature industrial or automotive applications |
| Programmable reset delay | Factory defaults (±9.5% accuracy) or capacitor-tuned (703 µs–3.22 s) - decouples reset timing from firmware, simplifying BOM management |
| Open-drain outputs | RESET and WDO support wired-OR configurations and level-shifting - allows integration into mixed-voltage systems without translators |
| Watchdog disable mode | SET0=1, SET1=0 disables watchdog while retaining voltage supervision - enables safe development and debug without spurious timeouts |
Applications
| Ultrasound Scanner | Storage Area Network |
|---|---|
Use Scenario: Real-time beamforming control in portable ultrasound units requiring fail-safe power sequencing and processor health monitoring. IC Role / Device Role / Timing Role: Voltage supervisor and window watchdog for FPGA and ARM-based processing subsystems; monitors 1.2-V VCORE and 1.8-V I/O rails. Use Value: Prevents silent data corruption by detecting undervoltage-induced logic errors and distinguishing transient glitches from sustained faults via programmable tWDL/tWDU windows. | Use Scenario: High-availability NAS controller with redundant power supplies and hot-swappable drives demanding deterministic reset behavior. IC Role / Device Role / Timing Role: Primary supervisory IC for SoC power-rail integrity; coordinates reset timing across multiple voltage domains during brownout recovery. Use Value: 0.8% threshold accuracy ensures reset occurs before NAND flash or DDR4 interface voltage tolerances are exceeded, preserving data integrity. |
| Active Antenna System mMIMO | Robot Servo Drive |
Use Scenario: 5G base station active antenna array with distributed RFICs and digital beamforming processors operating in outdoor enclosures. IC Role / Device Role / Timing Role: Supervises 3.3-V and 5-V bias rails for transceiver ICs and FPGA configuration; provides watchdog coverage for real-time control loops. Use Value: Wide temperature range (–40°C to +125°C) and ±4% fault window support ensure reliable operation under thermal cycling and RF-induced supply noise. | Use Scenario: Industrial robotic joint controller with safety-critical motion profiles requiring guaranteed microcontroller restart on power anomaly. IC Role / Device Role / Timing Role: Dual-role supervisor: monitors 24-V DC-DC output (via resistive divider on SENSE) and validates FPGA watchdog pulses from motor control logic. Use Value: Configurable watchdog window (e.g., 3/4 ratio) rejects short-duration EMI spikes while catching sustained lockups in servo position feedback loops. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervision and watchdog timer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3851G33DRCR | Includes power-fail input (PFI) and manual reset (MR) pins; identical VDD/SENSE specs and watchdog architecture | Required where system-level power-fail signaling or user-initiated reset is needed alongside supervision | Select TPS3851G33DRCR if PFI/MR functionality is required; otherwise TPS3850G33DRCR offers simpler pinout and lower cost |
| MAX6373KA29+T | Fixed 2.93-V threshold, no programmable watchdog; ±1.5% accuracy, 20-µA quiescent current, 8-pin SO | Suitable for basic over/undervoltage reset only - lacks window watchdog, adjustable timing, or multi-rail support | Choose MAX6373KA29+T for cost-sensitive, non-safety-critical applications with fixed 2.93-V rail; not suitable for window watchdog or precision timing needs |
Compared with TPS3850G33DRCR, TPS3851G33DRCR adds PFI/MR capability at the cost of two extra pins and slightly higher complexity, while MAX6373KA29+T sacrifices programmability and accuracy for footprint and cost reduction in non-watchdog applications.
Availability
TPS3850G33DRCR is available at Aetrix Electronics and suitable for ultrasound scanners, storage area networks, active antenna systems, and robot servo drives requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TPS3850G33DRCR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in precision analog ICs and power management solutions.
The TPS3850 product line delivers high-accuracy voltage supervision with integrated window watchdog timers for mission-critical applications in medical imaging, communications infrastructure, and industrial automation where deterministic fault detection is essential.
FAQ
What is the operating temperature range for the TPS3850G33DRCR?
The TPS3850G33DRCR operates across a junction temperature range of –40°C to +125°C, validated per its electrical characteristics table and thermal metrics (RθJB = 26.1°C/W). This range supports deployment in harsh environments such as outdoor 5G base stations and industrial motor drives, where ambient temperatures exceed 85°C and board-level heating must be managed via the exposed thermal pad.
How does the TPS3850G33DRCR implement window watchdog functionality?
The TPS3850G33DRCR implements window watchdog functionality by requiring a falling edge on the WDI pin to occur strictly between two time boundaries - tWDL (lower) and tWDU (upper) - which are set via CWD capacitor value and SET0/SET1 logic states. If no edge arrives within this window, WDO asserts low for the programmed RESET delay duration. This detects both stuck-at-high and slow-clock faults unlike standard timeout watchdogs.
Can the TPS3850G33DRCR monitor multiple voltage rails simultaneously?
No, the TPS3850G33DRCR monitors only one rail via its single SENSE pin. To supervise multiple rails (e.g., 1.2-V core and 3.3-V I/O), separate TPS3850G33DRCR devices or a multi-rail supervisor like the TPS386000 must be used. Each TPS3850G33DRCR instance requires its own SENSE connection, CRST/CWD timing components, and RESET/WDO pullup resistors.
What are the valid configurations for disabling the watchdog timer in the TPS3850G33DRCR?
The TPS3850G33DRCR watchdog can be disabled by setting SET0 = high (≥0.8 × VDD) and SET1 = low (≤0.25 V), regardless of CWD pin state. When disabled, the WDI input is ignored, and WDO remains in high-impedance state unless asserted by RESET. This configuration is explicitly defined in Table 6.6 and Section 7.3.4 of the datasheet.
What is the minimum recommended pullup resistor value for the RESET and WDO outputs of the TPS3850G33DRCR?
The minimum recommended pullup resistor value for RESET and WDO is 1 kΩ, specified in Section 6.3 Recommended Operating Conditions. Using <1 kΩ risks exceeding the 20-mA absolute maximum sink current rating when the output is asserted low; 10-kΩ is commonly used to balance speed, power, and noise immunity while staying within VOL ≤0.4 V at 3 mA sink current.
TPS3850G33DRCR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.3V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON (3x3)
TPS3850G33DRCR FAQ
1.How can I place an order for TPS3850G33DRCR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3850G33DRCR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3850G33DRCR reliable?
The price and inventory of TPS3850G33DRCR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3850G33DRCR is usually 5 days.
3.What payment methods are accepted for TPS3850G33DRCR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3850G33DRCR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3850G33DRCR?
TPS3850G33DRCR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3850G33DRCR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3850G33DRCR?
For technical support, including TPS3850G33DRCR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3850G33DRCR requirements.
6.How does Aetrix verify that TPS3850G33DRCR is sourced from the original manufacturer or authorized distributors?
All TPS3850G33DRCR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3850G33DRCR meets industry standards.
7.What is the process for return or replacement of TPS3850G33DRCR?
All TPS3850G33DRCR units undergo pre-shipment inspection (PSI). If there is an issue with TPS3850G33DRCR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3850G33DRCR part is unused and in its original packaging.
Return procedure for TPS3850G33DRCR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3850G33DRCR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

