Texas Instruments TPS3850G50DRCT
- Part No.:
- TPS3850G50DRCT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TPS3850G50DRCT.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 10VSON
- Quantity:
- Payment:

- Shipping:

Inventory:1,863
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3850G50DRCT from Texas Instruments is a precision voltage supervisor IC with integrated programmable window watchdog timer, designed for high-reliability power-rail monitoring in microcontroller and SoC systems. It delivers 0.8% threshold accuracy over –40°C to +125°C, supports 1.6 V–6.5 V supply range, features open-drain RESET/WDO outputs, and operates with only 10 µA typical supply current - enabling use in ultrasound scanners and industrial servo drives where tight voltage tolerance and fault detection timing are critical.
For engineers reviewing the TPS3850G50DRCT datasheet, TPS3850G50DRCT pinout, TPS3850G50DRCT application, or TPS3850G50DRCT equivalent, this page provides verified technical context, factory-programmed and capacitor-programmable timing parameters, validated pin functions, real-world application mappings, and confirmed alternative options - all grounded in TI's SBVS301B production datasheet (Rev. B, September 2021).
Technical Context
The TPS3850G50DRCT implements a dual-threshold window comparator on the SENSE pin with ±0.8% accuracy across temperature, plus 0.5% hysteresis, enabling precise overvoltage (VIT+(OV)) and undervoltage (VIT–(UV)) detection for rails from 0.9 V to 5.0 V. Its state-machine-based watchdog uses dedicated WDI input and WDO output to enforce strict timing windows - with lower boundary (tWDL) and upper boundary (tWDU) independently configurable via CWD/SET0/SET1 pins or external capacitors.
Reset delay (tRST) is factory-programmed with 9.5% accuracy or user-adjustable via CRST capacitor (703 µs to 3.22 s), while watchdog disable is supported through logic-level SET pin combinations. All timing paths - including tINIT (381 µs pin evaluation), tSET (500 µs SET pin transition), and tWD-setup (150 µs WDI enable delay) - are specified and tested per JEDEC conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 1.6 V to 6.5 V - supports wide-input industrial and medical power rails without external regulation. |
| Voltage Threshold Accuracy | ±0.8% over –40°C to +125°C - ensures reliable reset assertion before microcontroller VDD min/max limits are violated. |
| Supply Current (IDD) | 10 µA typical - enables always-on supervision in battery-backed or ultra-low-power systems. |
| RESET Delay (tRST) | 170–230 ms (factory default) or 703 µs–3.22 s (capacitor-programmed) - provides flexible startup sequencing control. |
| Watchdog Window Ratio | Selectable 1:8, 3:4, or 1:2 via SET0/SET1 - defines fault-detection sensitivity for transient vs sustained errors. |
| SENSE Pin Input Range | 0 V to 6.5 V - monitors core, I/O, or analog rails up to 5.0 V with ±4% or ±7% fault windows. |
| Operating Temperature | –40°C to +125°C junction - qualified for automotive under-hood, industrial motor control, and medical imaging environments. |
Pinout & Package
TPS3850G50DRCT is housed in a 3.00 mm × 3.00 mm, 10-pin VSON package (DRC) with exposed thermal pad connected internally to GND. The package supports high-density PCB layouts and efficient thermal dissipation (RθJB = 26.1°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Power supply input | Accepts 1.6–6.5 V; requires 0.1-µF bypass capacitor for noise immunity in noisy systems. |
| CWD (Pin 2) | Watchdog timeout programming input | Configures tWDU/tWDL via capacitor or 10-kΩ pullup; selects factory presets when NC or pulled high. |
| SET0 (Pin 3) | Watchdog mode select input | Together with SET1, sets watchdog ratio (1:8, 3:4, 1:2) or disables watchdog entirely. |
| CRST (Pin 4) | Reset delay programming input | Determines tRST via capacitor (703 µs–3.22 s) or resistor (10 kΩ to VDD yields 8.5–11.5 ms). |
| GND (Pin 5) | Ground reference | Common return for all circuitry; thermal pad must be soldered to large-area ground plane. |
| SET1 (Pin 6) | Watchdog mode select input | Paired with SET0 to define watchdog behavior; both low disables watchdog during development. |
| WDI (Pin 7) | Watchdog trigger input | Falling edge must occur between tWDL and tWDU boundaries; ignored when watchdog is disabled. |
| WDO (Pin 8) | Watchdog fault output | Open-drain output asserting low for tRST duration upon timeout; only active when RESET is high. |
| RESET (Pin 9) | Supervisor reset output | Open-drain output asserting low when SENSE voltage exceeds VIT+(OV) or falls below VIT–(UV). |
| SENSE (Pin 10) | Monitored rail input | Direct connection to target voltage rail (0.9–5.0 V); includes glitch immunity ≥5 ps at 3–7% overdrive. |
Key Features
| Feature | Design Value |
|---|---|
| Precision window supervision | 0.8% threshold accuracy with 0.5% hysteresis ensures robust operation in tight-tolerance SoC power domains. |
| Programmable watchdog window | Independent tWDL/tWDU configuration via CWD/SET pins or external capacitors enables application-specific fault timing resolution. |
| Factory-programmed timing | 9.5% accurate tRST and calibrated watchdog boundaries reduce design validation effort and BOM count. |
| Watchdog disable capability | Logic-controlled disable (SET0=SET1=1) eliminates spurious timeouts during firmware debug and system bring-up. |
| Low quiescent current | 10 µA typical IDD allows integration into always-on subsystems without compromising battery life or thermal budget. |
Applications
| Ultrasound Scanner | Storage Area Network |
|---|---|
Use Scenario: Real-time beamforming FPGA and ADC power sequencing with sub-millisecond fault response. IC Role / Device Role / Timing Role: Monitors 1.2-V VCORE and 1.8-V I/O rails; asserts RESET within 35 µs of overvoltage excursion and enforces 200-ms hold time before release. Use Value: Prevents corrupted image data by ensuring clean power-up/down of high-speed digital signal processors before acquisition begins. |
Use Scenario: Dual-controller redundancy in enterprise SSD arrays requiring synchronized reset coordination. IC Role / Device Role / Timing Role: Supervises 3.3-V and 5-V backplane rails; uses WDO to signal watchdog timeout to secondary controller while maintaining independent RESET assertion. Use Value: Enables failover handoff within 100 ms, meeting enterprise storage RAS requirements for <10−15 FIT error rates. |
| Active Antenna System mMIMO | Robot Servo Drive |
Use Scenario: Distributed RF transceiver modules operating in outdoor base stations with wide ambient temperature swings. IC Role / Device Role / Timing Role: Tracks 2.5-V bias rails across 16 antenna elements; leverages ±0.8% accuracy to avoid false resets at –40°C and +125°C extremes. Use Value: Maintains continuous beam steering integrity without manual recalibration, reducing field maintenance cycles by >40%. |
Use Scenario: High-bandwidth position loop control in collaborative robots where MCU lockup must trigger immediate motor shutdown. IC Role / Device Role / Timing Role: Uses WDI edge-triggered window watchdog with 1:2 ratio to detect stalled communication; WDO asserts within 11 ms of missed pulse. Use Value: Meets ISO 13849 PLd safety requirements by guaranteeing <20-ms fault-to-shutdown latency in torque-control path. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervision and window watchdog applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3851G50DRCT | Includes internal 1.2-V reference for fixed-threshold variants; lacks SENSE pin flexibility and ±4%/±7% fault window selection. | Suitable for single-rail 1.2-V or 1.8-V systems but not multi-rail adaptive monitoring like TPS3850G50DRCT. | Choose TPS3851G50DRCT only when fixed 1.2-V/1.8-V thresholds suffice and SENSE rail independence is unnecessary. |
| MAX6373KA29+T | Fixed 2.93-V reset threshold; no window watchdog; only basic power-on reset and manual reset inputs. | Applicable only for simple POR/monitoring - cannot replace TPS3850G50DRCT's dual-threshold supervision or programmable watchdog functionality. | Select MAX6373KA29+T only for cost-sensitive, non-safety-critical applications lacking watchdog or window detection needs. |
Compared with TPS3850G50DRCT, TPS3851G50DRCT trades SENSE rail adaptability for tighter fixed-voltage accuracy, while MAX6373KA29+T omits both window supervision and watchdog entirely - making neither a functional substitute without redesigning fault-handling architecture.
Availability
TPS3850G50DRCT is available at Aetrix Electronics and suitable for ultrasound scanner, storage area network, and active antenna system mMIMO applications requiring stable component supply, long-term lifecycle support, and traceable sourcing for medical and industrial deployments.
Supply support for TPS3850G50DRCT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of experience in high-reliability industrial and medical IC design.
The TPS3850G50DRCT belongs to TI's precision supervisory IC product line, engineered specifically for systems demanding simultaneous voltage rail integrity verification and deterministic watchdog fault recovery - such as next-generation medical imaging and 5G infrastructure equipment.
FAQ
What is the exact voltage threshold accuracy specification for TPS3850G50DRCT over temperature?
The TPS3850G50DRCT achieves ±0.8% accuracy for both overvoltage (VIT+(OV)) and undervoltage (VIT–(UV)) thresholds across the full operating junction temperature range of –40°C to +125°C, as measured on the SENSE pin and documented in Section 6.5 of the SBVS301B datasheet. This accuracy includes hysteresis contribution and is validated per JEDEC JESD22-A108 thermal cycling protocols.
How does the watchdog disable function work on TPS3850G50DRCT?
The TPS3850G50DRCT watchdog can be disabled by setting both SET0 and SET1 pins high (≥0.8 × VDD), which places the watchdog in a permanently inactive state - ignoring WDI transitions and preventing WDO assertion. This mode is explicitly defined in Table 6-6 and Section 7.3.4 of the datasheet, and is intended for development-phase debugging without hardware modification.
What are the valid capacitor ranges for programming reset delay on TPS3850G50DRCT?
The CRST pin accepts external capacitors from 0.1 nF to 1000 nF, yielding a reset delay (tRST) range of 703 µs to 3.22 seconds per Equation 3 in Section 8.1.1.2. Capacitor values outside this range are not characterized; 0.1 nF and 1000 nF represent the minimum and maximum validated points in TI's production test flow for TPS3850G50DRCT.
Does TPS3850G50DRCT support monitoring of sub-1-V rails?
No - the TPS3850G50DRCT is specified to monitor rails from 0.9 V to 5.0 V on the SENSE pin, with guaranteed performance only within that range. While the absolute maximum rating allows up to 6.5 V on SENSE, the ±0.8% accuracy, hysteresis, and fault window specifications apply strictly to 0.9–5.0 V nominal rails, as stated in Section 1 and Table 6-5 of the SBVS301B datasheet.
What is the thermal pad connection requirement for TPS3850G50DRCT?
The thermal pad of the TPS3850G50DRCT VSON-10 package is internally connected to GND and must be soldered to a large-area PCB ground plane. Per Section 6.4, this connection achieves RθJB = 26.1°C/W and is mandatory for meeting the rated –40°C to +125°C junction temperature specification; floating or unconnected thermal pads invalidate thermal and reliability ratings.
TPS3850G50DRCT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 5V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON (3x3)
TPS3850G50DRCT FAQ
1.How can I place an order for TPS3850G50DRCT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3850G50DRCT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3850G50DRCT reliable?
The price and inventory of TPS3850G50DRCT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3850G50DRCT is usually 5 days.
3.What payment methods are accepted for TPS3850G50DRCT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3850G50DRCT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3850G50DRCT?
TPS3850G50DRCT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3850G50DRCT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3850G50DRCT?
For technical support, including TPS3850G50DRCT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3850G50DRCT requirements.
6.How does Aetrix verify that TPS3850G50DRCT is sourced from the original manufacturer or authorized distributors?
All TPS3850G50DRCT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3850G50DRCT meets industry standards.
7.What is the process for return or replacement of TPS3850G50DRCT?
All TPS3850G50DRCT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3850G50DRCT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3850G50DRCT part is unused and in its original packaging.
Return procedure for TPS3850G50DRCT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3850G50DRCT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

