Texas Instruments TPS3850H50DRCT
- Part No.:
- TPS3850H50DRCT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TPS3850H50DRCT.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 10VSON
- Quantity:
- Payment:

- Shipping:

Inventory:475
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3850H50DRCT from Texas Instruments is a precision voltage supervisor IC with integrated programmable window watchdog timer, designed for high-reliability power-rail monitoring in microcontroller and SoC systems. It delivers 0.8% threshold accuracy over –40°C to +125°C, supports 1.6 V–6.5 V supply range, features open-drain RESET and WDO outputs, and enables ±4% or ±7% fault windows on rails from 0.9 V to 5.0 V - used in ultrasound scanners and active antenna systems.
For engineers reviewing the TPS3850H50DRCT datasheet, TPS3850H50DRCT pinout, TPS3850H50DRCT application, or TPS3850H50DRCT equivalent, key selection criteria include factory-programmed vs capacitor-programmable reset/watchdog timing, SENSE pin hysteresis (0.5%), watchdog disable capability via SET pins, and compatibility with tight-tolerance 1.2 V/1.8 V/3.3 V/5.0 V rails in industrial and medical embedded systems.
Technical Context
The TPS3850H50DRCT implements dual independent timing paths: one for RESET delay (programmable via CRST pin using capacitor or 10-kΩ pullup) and another for window watchdog boundaries (tWDL/tWDU), both derived from an internal precision clock. Its window comparator uses matched reference circuitry to achieve 0.8% VIT+(OV) and VIT–(UV) accuracy across temperature, with 0.5% hysteresis ensuring immunity to rail noise and glitches.
Watchdog operation is configurable via SET0/SET1 logic inputs and CWD pin state (capacitor, 10-kΩ pullup, or NC), enabling eight distinct watchdog ratios including 1:8, 3:4, and 1:2 - with dedicated WDO output asserting only when RESET is high, supporting fault isolation in safety-critical firmware recovery sequences.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 1.6 V to 6.5 V - supports wide-input industrial and battery-backed systems without external LDO. |
| Voltage Threshold Accuracy | ±0.8% over –40°C to +125°C - ensures reliable reset assertion before MCU/SoC VDD min/max limits are violated. |
| Supply Current (IDD) | 10 µA typical - enables always-on supervision in low-power medical and IoT edge devices. |
| SENSE Rail Support | 0.9 V to 5.0 V with ±4% or ±7% fault windows - covers core logic (1.2 V), I/O (1.8 V/3.3 V), and analog (5.0 V) rails. |
| Reset Delay (tRST) | 170–230 ms (factory default) or 703 µs–3.22 s (capacitor-programmed) - provides flexible startup sequencing control. |
| Watchdog Window Ratio | Selectable 1:8, 3:4, or 1:2 via SET0/SET1/CWD - enables precise fault detection timing alignment with firmware execution cycles. |
| Hysteresis | 0.5% - prevents chatter during slow-ramp or noisy rail transitions, critical for stable system boot. |
Pinout & Package
TPS3850H50DRCT is housed in a 3.00-mm × 3.00-mm, 10-pin VSON package (DRC) with exposed thermal pad connected internally to GND. The package supports high-density PCB layouts and efficient heat dissipation in thermally constrained applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Power supply input | Accepts 1.6–6.5 V; requires 0.1-µF bypass capacitor for noise immunity in noisy environments. |
| CWD (Pin 2) | Watchdog timeout programming input | Configures upper watchdog boundary (tWDU) via capacitor, 10-kΩ pullup, or NC - selects factory timing options. |
| SET0 (Pin 3) | Watchdog mode control input | Combined with SET1 and CWD, selects watchdog ratio (1:8, 3:4, 1:2) or disables watchdog entirely. |
| CRST (Pin 4) | Reset timeout programming input | Determines RESET delay (tRST) via capacitor (703 µs–3.22 s) or 10-kΩ pullup (8.5–11.5 ms). |
| GND (Pin 5) | Ground reference | Common return path; thermal pad must be soldered to large-area ground plane for thermal performance. |
| SET1 (Pin 6) | Watchdog mode control input | Logic pair with SET0 to define watchdog window ratio and enable/disable state - no floating allowed. |
| WDI (Pin 7) | Watchdog input trigger | Falling-edge sensitive; must toggle within tWDL–tWDU window to prevent WDO assertion - ignored if watchdog disabled. |
| WDO (Pin 8) | Window watchdog output | Open-drain; asserts low only when RESET is high - enables separate fault signaling for diagnostics and recovery. |
| RESET (Pin 9) | Supervisor reset output | Open-drain; drives low on over/undervoltage fault, then holds low for tRST after rail returns to valid window. |
| SENSE (Pin 10) | Monitored voltage input | Direct connection to target rail (0.9–5.0 V); idle current ≤2.5 µA minimizes loading on sensitive analog supplies. |
Key Features
| Feature | Design Value |
|---|---|
| Precision window supervisor | 0.8% VIT+(OV)/VIT–(UV) accuracy over full –40°C to +125°C range - eliminates need for external calibration in automotive/industrial designs. |
| Programmable window watchdog | Independent tWDL/tWDU timing with selectable 1:8, 3:4, or 1:2 ratios - matches diverse firmware loop durations without re-spinning hardware. |
| Factory- and capacitor-programmable delays | CRST and CWD pins support both fixed timing (9.5% accuracy) and user-adjustable delays - accelerates prototyping and production tuning. |
| Watchdog disable via logic pins | SET0/SET1 configuration disables watchdog during development - avoids false timeouts without modifying board layout or firmware. |
| 0.5% hysteresis on both thresholds | Prevents oscillation during rail ramp-up/down or EMI-induced transients - critical for deterministic reset behavior in medical equipment. |
Applications
| Ultrasound Scanner | Storage Area Network |
|---|---|
Use Scenario: Real-time beamforming FPGA and ADC/DAC power sequencing with sub-millisecond fault response. IC Role / Device Role / Timing Role: Monitors 1.2 V core and 3.3 V I/O rails; asserts RESET on undervoltage to halt data acquisition before corruption occurs. Use Value: 0.8% threshold accuracy prevents premature shutdown during transient load steps, maintaining imaging continuity. |
Use Scenario: Multi-rail power management for SAS/SATA controller ASICs in enterprise storage enclosures. IC Role / Device Role / Timing Role: Supervises 5.0 V analog supply and 1.8 V SerDes rails; uses WDO to signal watchdog timeout to host BMC independently of RESET. Use Value: Programmable watchdog window (1:2 ratio) aligns with firmware heartbeat intervals, enabling precise hang detection in RAID controllers. |
| Active Antenna System mMIMO | Robot Servo Drive |
Use Scenario: Power integrity monitoring across 32+ RF transceiver channels with distributed 1.8 V and 3.3 V supplies. IC Role / Device Role / Timing Role: Per-channel SENSE input monitors individual LDO outputs; RESET delay programmed via CRST capacitor for staggered startup. Use Value: ±4% fault window and 0.5% hysteresis reject switching noise from adjacent PA stages while detecting true rail collapse. |
Use Scenario: Safety-critical motor control where MCU reset must occur before gate driver ICs lose regulation. IC Role / Device Role / Timing Role: Supervises 5.0 V isolated logic supply and 12 V gate driver bias; uses factory-programmed tRST = 200 ms for controlled deceleration. Use Value: Open-drain WDO output feeds into FPGA-based safety monitor, providing redundant fault signaling beyond primary RESET line. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor with watchdog timer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3851H50DRCT | Includes integrated 100-mA load switch on VDD path; identical supervisor/watchdog specs and pinout. | Required when rail sequencing must include power-gating capability - adds 0.5 mm² footprint and 1.2 V minimum switch input. | Select TPS3851H50DRCT only if active power control is needed; otherwise TPS3850H50DRCT offers lower BOM cost and simpler layout. |
| MAX6373KA29+T | Fixed 2.93 V threshold, no programmable watchdog window; 1.5% accuracy, 8-pin SOIC package. | Suitable for single-rail 3.3 V systems without firmware-level watchdog requirements - lacks SENSE pin flexibility and WDO output. | Choose MAX6373KA29+T for cost-sensitive, non-safety-critical 3.3 V applications where timing programmability is unnecessary. |
Compared with TPS3850H50DRCT, TPS3851H50DRCT adds power-switching functionality at the expense of higher quiescent current (15 µA vs 10 µA), while MAX6373KA29+T sacrifices programmability and accuracy for lower unit cost and simpler integration in fixed-threshold use cases.
Availability
TPS3850H50DRCT is available at Aetrix Electronics and suitable for ultrasound scanners, active antenna systems, robot servo drives, and infusion pumps requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for TPS3850H50DRCT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision power management and reliability-critical IC design.
The TPS3850 family was developed to address the growing demand for high-accuracy, multi-function supervisory ICs in medical imaging, 5G infrastructure, and industrial automation - combining voltage monitoring, watchdog timing, and robust ESD protection in a miniature VSON package.
FAQ
What is the operating temperature range for the TPS3850H50DRCT?
The TPS3850H50DRCT operates across a junction temperature range of –40°C to +125°C, validated per JEDEC JESD22-A108. This range supports deployment in under-hood automotive modules, base station RF units, and portable medical devices where ambient temperatures exceed 85°C. All electrical specifications, including 0.8% threshold accuracy and 10 µA supply current, are guaranteed across this full range.
How does the TPS3850H50DRCT implement window watchdog functionality?
The TPS3850H50DRCT implements window watchdog functionality through independent lower (tWDL) and upper (tWDU) time boundaries, both programmable via CWD pin configuration and SET0/SET1 logic states. A falling edge on WDI must occur between these boundaries to prevent WDO assertion. The TPS3850H50DRCT supports ratios of 1:8, 3:4, and 1:2, with factory-programmed or capacitor-set timing values - enabling precise alignment with firmware execution windows.
Can the TPS3850H50DRCT monitor multiple voltage rails simultaneously?
No, the TPS3850H50DRCT has a single SENSE input and is designed to supervise one voltage rail per device. To monitor multiple rails (e.g., 1.2 V core and 3.3 V I/O), separate TPS3850H50DRCT units are required - each configured with appropriate threshold settings via external resistor dividers on the SENSE pin. The device does not support rail multiplexing or internal voltage scaling.
What is the purpose of the CRST and CWD pins on the TPS3850H50DRCT?
The CRST pin programs the RESET delay timeout (tRST) using either a capacitor (703 µs–3.22 s) or 10-kΩ pullup resistor (8.5–11.5 ms), while the CWD pin programs the watchdog upper boundary (tWDU) using the same methods. Both pins are evaluated by an internal state machine every time the SENSE voltage re-enters the valid window, allowing dynamic timing reconfiguration during system operation - a feature unique to the TPS3850H50DRCT among TI's supervisor portfolio.
Does the TPS3850H50DRCT support disabling the watchdog timer?
Yes, the TPS3850H50DRCT supports watchdog disable via specific logic states on SET0 and SET1 pins - for example, SET0 = high and SET1 = low disables the watchdog function entirely. When disabled, the WDI input is ignored, and WDO remains in high-impedance state regardless of WDI activity. This capability is documented in Section 6.6 of the datasheet and enables safe firmware development without unintended resets.
TPS3850H50DRCT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 5V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON (3x3)
TPS3850H50DRCT FAQ
1.How can I place an order for TPS3850H50DRCT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3850H50DRCT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3850H50DRCT reliable?
The price and inventory of TPS3850H50DRCT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3850H50DRCT is usually 5 days.
3.What payment methods are accepted for TPS3850H50DRCT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3850H50DRCT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3850H50DRCT?
TPS3850H50DRCT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3850H50DRCT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3850H50DRCT?
For technical support, including TPS3850H50DRCT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3850H50DRCT requirements.
6.How does Aetrix verify that TPS3850H50DRCT is sourced from the original manufacturer or authorized distributors?
All TPS3850H50DRCT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3850H50DRCT meets industry standards.
7.What is the process for return or replacement of TPS3850H50DRCT?
All TPS3850H50DRCT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3850H50DRCT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3850H50DRCT part is unused and in its original packaging.
Return procedure for TPS3850H50DRCT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3850H50DRCT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

