Texas Instruments TPS3851G18EDRBT
- Part No.:
- TPS3851G18EDRBT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
TPS3851G18EDRBT.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SON
- Quantity:
- Payment:

- Shipping:

Inventory:137
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3851G18EDRBT from Texas Instruments is a precision voltage supervisor IC with integrated watchdog timer, designed for reliable power-up sequencing and fault detection in microcontroller-based systems. It monitors VDD (1.6V–6.5V), provides 0.8% undervoltage threshold accuracy at 1.728V (1.8V nominal), delivers 200ms reset timeout with 15% accuracy, and supports user-programmable or factory-set watchdog timeouts up to 1.84s - deployed in IP network cameras and string inverters requiring robust brownout protection.
For engineers reviewing the TPS3851G18EDRBT datasheet, TPS3851G18EDRBT pinout, TPS3851G18EDRBT application, or TPS3851G18EDRBT equivalent, this page delivers verified electrical parameters, validated pin functions, confirmed thermal performance (–40°C to +125°C), exact VSON-8 package mapping, and real-world implementation constraints including open-drain RESET/WDO drive capability and CWD capacitor timing dependencies.
Technical Context
The TPS3851G18EDRBT implements a high-accuracy comparator-based undervoltage detection circuit with 0.5% hysteresis and a dedicated state machine for independent watchdog timing control. Its dual-path architecture separates reset assertion logic (triggered by VDD falling below VITN = 1.728V) from watchdog fault signaling (via WDO output), enabling selective system recovery without full reset.
Watchdog configuration is determined at power-on via CWD pin evaluation (381µs initialization), supporting three modes: capacitor-programmed (0.1–1000nF), 10kΩ pullup-enabled factory timing (170–1840ms), or SET1-grounded disable. All timing paths maintain 15% accuracy over temperature, and WDO only asserts when RESET is deasserted - ensuring fault isolation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VITN Threshold | 1.728V ±0.8% (–40°C to +125°C); matches 1.8V rail monitoring with tight tolerance margin for SoC brownout prevention |
| Reset Timeout (tRST) | 200ms ±15%; ensures sufficient hold time for microcontroller initialization before release |
| Quiescent Current (IDD) | 10µA typical; enables always-on supervision in battery-backed or low-power IoT nodes |
| Watchdog Timeout (tWD) | 1600ms typical (factory mode, SET1=1, CWD unconnected); provides configurable fault detection window for firmware execution verification |
| Hysteresis (VHYST) | 0.5% of VITN (8.64mV); prevents oscillation during slow-rising/falling supply transitions in noisy industrial environments |
| Operating Temperature | –40°C to +125°C junction; qualified for automotive under-hood, solar inverter, and industrial edge computing deployments |
| Output Type | Open-drain RESET and WDO; allows flexible pullup to any compatible rail (1.8V–6.5V) and wired-OR fault signaling |
Pinout & Package
TPS3851G18EDRBT is housed in a 3.00mm × 3.00mm, 8-pin VSON package (DRB) with exposed thermal pad connected internally to GND. The package supports automated optical inspection and offers low thermal resistance (RθJB = 25.8°C/W) for sustained operation in compact, thermally constrained PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Supply input | Monitored rail input; requires 0.1µF bypass capacitor for noise immunity in switching power supply applications |
| CWD (Pin 2) | Watchdog timing control | Determines timeout mode: capacitor connection (user-programmable), 10kΩ pullup (factory timing), or open (factory timing default) |
| MR (Pin 3) | Manual reset input | Active-low asynchronous reset trigger; internally pulled up, so floating or VDD tie is acceptable if unused |
| GND (Pin 4) | Ground reference | Primary return path; thermal pad must be soldered to large-area ground plane for thermal and EMI performance |
| SET1 (Pin 5) | Watchdog enable/disable | Logic-low disables watchdog entirely; required to be driven (not floating) when watchdog is disabled to prevent IDD increase |
| WDI (Pin 6) | Watchdog input | Falling-edge-triggered; must be pulsed before tWD(min) to prevent WDO assertion; ignored when RESET is low |
| WDO (Pin 7) | Watchdog output | Independent open-drain fault flag; asserts low only when RESET is high, enabling partial-system diagnostics |
| RESET (Pin 8) | Supervisor reset output | Open-drain reset signal; drives low on VDD undervoltage or MR assertion, holds low for tRST after recovery |
Key Features
| Feature | Design Value |
|---|---|
| 0.8% VITN accuracy over –40°C to +125°C | Eliminates need for external calibration in wide-temperature applications like outdoor security cameras and solar inverters |
| Independent WDO output with RESET-gated assertion | Enables non-intrusive fault logging (e.g., firmware hang detection) without forcing full system reboot |
| User-selectable watchdog timing (capacitor or factory preset) | Supports both rapid prototyping (CWD capacitor tuning) and production consistency (factory 1600ms default) |
| 15% accurate reset delay (tRST) | Guarantees deterministic microcontroller startup timing across voltage and temperature variations |
| 0.5% hysteresis with 4% or 7% UV thresholds | Prevents chatter during marginal supply conditions in electric meters and medical devices with strict reliability requirements |
Applications
| IP Network Camera | String Inverter |
|---|---|
|
Use Scenario: Continuous video streaming with PoE-powered image sensor and encoder ASIC. IC Role / Device Role / Timing Role: Monitors 3.3V/5V rails for brownout; asserts RESET to halt corrupted frame capture and triggers WDO on firmware lockup. Use Value: Prevents image corruption and memory corruption during unstable PoE delivery; WDO enables graceful firmware restart without power cycle. |
Use Scenario: DC-DC conversion stage in photovoltaic string inverters operating at 125°C ambient. IC Role / Device Role / Timing Role: Supervises gate driver supply (12V) and MCU core rail (3.3V); provides fail-safe shutdown on undervoltage and watchdog timeout. Use Value: Ensures safe MOSFET turn-off during grid faults; 125°C rating avoids derating in sealed enclosures. |
| Blood Pressure Monitor | Electricity Meter |
|
Use Scenario: Battery-powered handheld device with analog front-end and low-power MCU. IC Role / Device Role / Timing Role: Detects 1.8V rail collapse during battery depletion; uses MR pin for user-initiated self-test reset. Use Value: Guarantees clean shutdown before ADC reference drift; 10µA IDD extends battery life beyond 5 years in standby. |
Use Scenario: Revenue-grade smart meter with isolated RS-485 and metrology SoC. IC Role / Device Role / Timing Role: Supervises 3.3V metrology rail and 5V communication rail; flags transient surges via WDO while maintaining RESET integrity. Use Value: Meets IEC 62053-21 surge immunity requirements; dual-rail monitoring prevents false resets during load switching. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor with watchdog timer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3851G33EDRBT | Fixed 3.3V threshold (VITN = 3.264V); identical timing, package, and feature set | Designed for 3.3V systems only; not suitable for 1.8V rail monitoring | Select when supervising 3.3V microcontroller supplies instead of 1.8V logic rails |
| MAX6373KA29+T | 2.93V fixed threshold; no programmable watchdog; 100ms reset timeout; SO-8 package | Lacks WDO output and user-configurable watchdog; limited to basic reset-only use cases | Choose only for cost-sensitive, non-watchdog applications where 2.93V threshold aligns with system rail |
Compared with TPS3851G18EDRBT, TPS3851G33EDRBT offers identical functionality at a different threshold voltage, while MAX6373KA29+T sacrifices watchdog flexibility and precision for lower cost and simpler integration - making it unsuitable for firmware health monitoring in connected devices.
Availability
TPS3851G18EDRBT is available at Aetrix Electronics and suitable for IP network cameras, string inverters, blood pressure monitors, and electricity meters requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for TPS3851G18EDRBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management and system supervision ICs.
The TPS3851 product line delivers high-accuracy, multi-function supervisors for mission-critical applications in industrial automation, renewable energy, and medical electronics - emphasizing precision timing, wide temperature operation, and fault-isolation capability.
FAQ
What is the exact undervoltage threshold voltage of the TPS3851G18EDRBT?
The TPS3851G18EDRBT has a nominal undervoltage threshold (VITN) of 1.728V, corresponding to a 1.8V supply rail. This value is guaranteed within ±0.8% across –40°C to +125°C, as confirmed in the device's electrical characteristics table and Figure 5-7 of the SBVS300B datasheet. The 1.728V threshold ensures reliable detection before the 1.8V rail falls below its minimum specification for connected microcontrollers.
Does the TPS3851G18EDRBT support both 1.8V and 3.3V supply rails simultaneously?
No - the TPS3851G18EDRBT monitors a single supply rail (VDD) and is factory-trimmed for 1.8V nominal operation (VITN = 1.728V). It does not support dual-rail monitoring. For 3.3V supervision, TI offers the pin-compatible TPS3851G33EDRBT variant with VITN = 3.264V. Each device must be selected based on the specific rail voltage being supervised.
How is the watchdog timeout configured on the TPS3851G18EDRBT?
The TPS3851G18EDRBT watchdog timeout is configured at power-on via the CWD pin: leaving CWD unconnected or pulling it to VDD with a 10kΩ resistor selects factory-programmed timing (1600ms typical), while connecting a capacitor (0.1–1000nF) to GND enables user-programmable timing per Equation 1. The SET1 pin must be high to enable watchdog operation; grounding SET1 disables it entirely.
Can the TPS3851G18EDRBT's RESET and WDO outputs drive standard logic inputs directly?
No - both RESET and WDO are open-drain outputs and require external pullup resistors (1kΩ to 100kΩ) to a valid logic rail (1.8V–6.5V). They cannot source current or drive CMOS/TTL inputs without pullups. The pullup voltage must match the target logic family's VIH/VIL levels, and resistor value must be chosen considering VOL (≤0.4V @ 3mA) and capacitive loading to meet timing requirements.
What is the maximum junction temperature rating for continuous operation of the TPS3851G18EDRBT?
The TPS3851G18EDRBT is rated for continuous operation up to +125°C junction temperature, as specified in Section 5.3 Recommended Operating Conditions. Its VSON-8 package achieves RθJB = 25.8°C/W, allowing reliable thermal performance in sealed enclosures - validated in applications including string inverters and outdoor IP cameras where ambient temperatures exceed 85°C.
TPS3851G18EDRBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.8V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 170ms Minimum
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SON (3x3)
TPS3851G18EDRBT FAQ
1.How can I place an order for TPS3851G18EDRBT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3851G18EDRBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3851G18EDRBT reliable?
The price and inventory of TPS3851G18EDRBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3851G18EDRBT is usually 5 days.
3.What payment methods are accepted for TPS3851G18EDRBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3851G18EDRBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3851G18EDRBT?
TPS3851G18EDRBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3851G18EDRBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3851G18EDRBT?
For technical support, including TPS3851G18EDRBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3851G18EDRBT requirements.
6.How does Aetrix verify that TPS3851G18EDRBT is sourced from the original manufacturer or authorized distributors?
All TPS3851G18EDRBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3851G18EDRBT meets industry standards.
7.What is the process for return or replacement of TPS3851G18EDRBT?
All TPS3851G18EDRBT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3851G18EDRBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3851G18EDRBT part is unused and in its original packaging.
Return procedure for TPS3851G18EDRBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3851G18EDRBT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

