Texas Instruments TPS3851G25EDRBT
- Part No.:
- TPS3851G25EDRBT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
TPS3851G25EDRBT.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SON
- Quantity:
- Payment:

- Shipping:

Inventory:2,941
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3851G25EDRBT from Texas Instruments is a precision voltage supervisor IC with integrated watchdog timer, designed for system-level power monitoring and fault recovery in microcontroller-based applications. It delivers 0.8% undervoltage threshold accuracy over –40°C to +125°C, 200 ms reset timeout (±15%), and user-programmable watchdog timeout via external capacitor or factory settings. Its dual open-drain outputs (RESET and WDO) support independent fault signaling in industrial and embedded systems.
For engineers reviewing the TPS3851G25EDRBT datasheet, TPS3851G25EDRBT pinout, TPS3851G25EDRBT application, or TPS3851G25EDRBT equivalent, this page provides verified functional roles, validated timing parameters, confirmed VSON-8 package mapping, and real-world use cases in IP cameras, string inverters, and medical monitors - all derived from TI's SBVS300B production datasheet.
Technical Context
The TPS3851G25EDRBT implements a high-accuracy comparator with 0.5% hysteresis and a dedicated state machine for watchdog timing evaluation. Its CWD pin supports three configuration modes: unconnected (factory default), 10 kΩ pullup to VDD (fixed timeout), or capacitor-to-GND (user-adjustable timeout), with initialization completed within 381 µs after VDD enters the valid operating range.
It features separate logic paths for RESET assertion (triggered by VDD falling below VITN = 2.5 V ± 0.8%) and WDO assertion (triggered by WDI edge violation), both synchronized to a precision internal clock. The MR input enables manual reset with 200 ns propagation delay, while SET1 provides dynamic watchdog enable/disable control with 150 µs setup time.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VITN Threshold | 2.5 V ± 0.8% (–40°C to +125°C); ensures reliable reset before microcontroller brownout |
| tRST Reset Delay | 200 ms ± 15%; fixed factory-programmed timing for predictable power-up sequencing |
| Watchdog Timeout | 1600 ms typical (SET1 = 1, CWD unconnected); supports standard timing mode per SBVS300B Table 7-1 |
| IDD Quiescent Current | 10 µA typical at 25°C; enables low-power operation in battery-backed or always-on systems |
| VDD Operating Range | 1.6 V to 6.5 V; compatible with 1.8 V, 2.5 V, 3.3 V, and 5 V rails without external level shifting |
| Hysteresis | 0.5% of VITN; prevents chatter during slow-rising/falling supply transitions in noisy environments |
| Output Type | Open-drain RESET and WDO; allows flexible pullup to any rail up to 6.5 V and wired-OR interfacing |
Pinout & Package
TPS3851G25EDRBT is housed in an 8-pin VSON package (DRB), measuring 3.00 mm × 3.00 mm with exposed thermal pad connected internally to GND. The package supports reflow soldering and provides low thermal resistance (RθJB = 25.8 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Supply input | Primary power rail (1.6–6.5 V); requires 0.1 µF bypass capacitor for noise immunity |
| CWD | Watchdog timing control | Configures timeout mode: unconnected → factory default (1600 ms), 10 kΩ to VDD → 200 ms, capacitor to GND → user-adjustable |
| MR | Manual reset input | Active-low asynchronous reset trigger; internally pulled up; asserts RESET for full tRST duration |
| GND | Ground reference | System ground return path; thermal pad must be connected to large-area ground plane |
| SET1 | Watchdog enable/disable | Logic low disables watchdog (WDO ignored); logic high enables normal watchdog operation |
| WDI | Watchdog input | Falling-edge-triggered; must be driven fully to VDD or GND to avoid increased IDD |
| WDO | Watchdog output | Asserts low only when RESET is high; signals watchdog timeout independently of system reset |
| RESET | Reset output | Asserts low on VDD undervoltage or MR activation; remains low for tRST after recovery |
Key Features
| Feature | Design Value |
|---|---|
| Precision undervoltage detection | 0.8% VITN accuracy across full temperature range ensures robust brownout protection for SoCs and MCUs |
| Dual independent outputs | Separate RESET and WDO pins allow fault isolation: system reset vs. diagnostic alert without reboot |
| User-selectable watchdog modes | Three CWD configurations (capacitor, resistor, open) provide flexibility between programmability and BOM simplicity |
| Factory-programmed timing | 15% accurate watchdog and reset delays eliminate external timing components and reduce layout risk |
| Wide supply range & low IDD | Operates from 1.6 V with 10 µA quiescent current, supporting ultra-low-power IoT and portable medical devices |
Applications
| IP Network Camera | String Inverter |
|---|---|
Use Scenario: Continuous video streaming with firmware updates over Ethernet under variable ambient temperatures. IC Role / Device Role / Timing Role: Voltage supervisor and watchdog co-processor; monitors 3.3 V MCU rail and validates firmware execution integrity. Use Value: Prevents silent corruption during OTA updates by asserting WDO on watchdog timeout while maintaining RESET deasserted for graceful recovery. | Use Scenario: Grid-tied solar inverter with isolated DC-DC converters and DSP-based MPPT control. IC Role / Device Role / Timing Role: Primary power-good monitor for 5 V auxiliary rail; provides fail-safe reset and independent watchdog signaling to gate driver stage. Use Value: Enables rapid fault containment: WDO triggers isolated shutdown of high-side drivers while RESET holds DSP in reset until stable 5 V is restored. |
| Blood Pressure Monitor | WLAN Access Point |
Use Scenario: Battery-powered clinical-grade sphygmomanometer with Bluetooth LE connectivity and sensor self-test routines. IC Role / Device Role / Timing Role: Low-voltage supervisor for 1.8 V sensor interface rail and watchdog for BLE stack execution timing. Use Value: Guarantees measurement validity by forcing full reset if BLE stack hangs, using MR-triggered reset during calibration sequence. | Use Scenario: High-density enterprise Wi-Fi 6 access point with multi-core SoC, PoE input, and thermal throttling. IC Role / Device Role / Timing Role: Dual-rail supervisor (3.3 V SoC, 1.2 V PHY) with independent watchdog for CPU core health monitoring. Use Value: Allows selective WDO assertion to initiate software watchdog recovery without disrupting RF subsystems powered by separate LDOs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervision and watchdog applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3851G33EDRBT | Fixed 3.3 V undervoltage threshold (VITN = 3.3 V ± 0.8%); identical timing, package, and pinout | Designed for 3.3 V systems only; not suitable for 2.5 V rail monitoring | Select when supervising 3.3 V MCU rails; no PCB change required but threshold mismatch invalidates direct substitution for 2.5 V use |
| TPS3851G50EDRBT | Fixed 5.0 V undervoltage threshold (VITN = 5.0 V ± 0.8%); same watchdog architecture and VSON-8 footprint | Targeted at 5 V analog front-end or PoE-powered subsystems; higher VITN increases noise margin on 5 V rails | Choose for 5 V supply monitoring where 2.5 V threshold would cause premature reset; verify compatibility with downstream logic voltage levels |
Compared with TPS3851G25EDRBT, the G33 and G50 variants retain identical watchdog functionality, timing accuracy, and thermal performance but differ solely in factory-set VITN thresholds - making them functionally interchangeable only when the target supply rail matches their respective threshold voltage.
Availability
TPS3851G25EDRBT is available at Aetrix Electronics and suitable for IP network cameras, string inverters, and blood pressure monitors requiring stable component supply, long-term lifecycle support, and automotive-grade temperature resilience.
Supply support for TPS3851G25EDRBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management, signal chain, and high-reliability ICs.
The TPS3851 family is engineered for mission-critical power supervision in industrial, medical, and communications equipment, delivering precision voltage monitoring and configurable watchdog protection in compact VSON packages.
FAQ
What is the exact undervoltage threshold voltage for TPS3851G25EDRBT?
The TPS3851G25EDRBT has a factory-programmed undervoltage threshold (VITN) of 2.5 V with ±0.8% accuracy across –40°C to +125°C, as specified in TI's SBVS300B datasheet Section 5.5. This value is laser-trimmed during production and applies to the G25 variant specifically - distinct from G18 (1.8 V), G33 (3.3 V), or G50 (5.0 V) versions. The 0.5% hysteresis ensures stable release above 2.5125 V.
How does the watchdog timeout work on TPS3851G25EDRBT when CWD is left unconnected?
When the CWD pin of the TPS3851G25EDRBT is left unconnected (high-impedance), the device selects the factory-programmed standard timing mode with a typical watchdog timeout of 1600 ms (min 1360 ms, max 1840 ms), as documented in SBVS300B Table 7-1. This mode requires SET1 = 1 (logic high) and provides ±15% timing accuracy without external components - ideal for designs prioritizing BOM simplicity and timing predictability.
Can TPS3851G25EDRBT monitor multiple voltage rails simultaneously?
No, the TPS3851G25EDRBT monitors only the VDD supply rail it is powered from - in this case, the 2.5 V rail. It does not include auxiliary sense inputs or multi-rail comparators. To supervise additional rails (e.g., 3.3 V or 1.2 V), separate supervisors such as TPS3851G33EDRBT or TPS3851G12EDRBT must be used, each powered from and monitoring its respective rail.
What is the role of the SET1 pin on TPS3851G25EDRBT?
The SET1 pin on TPS3851G25EDRBT controls watchdog enable/disable functionality: grounding SET1 disables the watchdog timer entirely (WDO becomes inactive and WDI is ignored), while pulling SET1 high enables normal watchdog operation. This allows safe development-mode operation without unintended timeouts, and supports dynamic runtime control with a 150 µs setup time when transitioning from disabled to enabled state.
Is the thermal pad on TPS3851G25EDRBT electrically connected, and how should it be handled in layout?
Yes, the thermal pad on the TPS3851G25EDRBT is internally connected to GND. Per TI's SBVS300B datasheet Section 4 and Section 5.4, it must be soldered to a large-area ground plane to achieve specified thermal performance (RθJB = 25.8 °C/W). Leaving it floating or connecting it to a non-ground net violates thermal and electrical specifications and may cause malfunction or reduced reliability.
TPS3851G25EDRBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.5V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 170ms Minimum
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SON (3x3)
TPS3851G25EDRBT FAQ
1.How can I place an order for TPS3851G25EDRBT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3851G25EDRBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3851G25EDRBT reliable?
The price and inventory of TPS3851G25EDRBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3851G25EDRBT is usually 5 days.
3.What payment methods are accepted for TPS3851G25EDRBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3851G25EDRBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3851G25EDRBT?
TPS3851G25EDRBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3851G25EDRBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3851G25EDRBT?
For technical support, including TPS3851G25EDRBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3851G25EDRBT requirements.
6.How does Aetrix verify that TPS3851G25EDRBT is sourced from the original manufacturer or authorized distributors?
All TPS3851G25EDRBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3851G25EDRBT meets industry standards.
7.What is the process for return or replacement of TPS3851G25EDRBT?
All TPS3851G25EDRBT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3851G25EDRBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3851G25EDRBT part is unused and in its original packaging.
Return procedure for TPS3851G25EDRBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3851G25EDRBT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

