Texas Instruments TPS3851H18EDRBT
- Part No.:
- TPS3851H18EDRBT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
TPS3851H18EDRBT.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SON
- Quantity:
- Payment:

- Shipping:

Inventory:4,528
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3851H18EDRBT from Texas Instruments is a precision voltage supervisor IC with integrated watchdog timer, designed for system-level power monitoring and fault recovery in microcontroller-based embedded systems. It delivers 0.8% undervoltage threshold accuracy over –40°C to +125°C, 200 ms reset timeout (±15%), and user-programmable watchdog timing via CWD pin - enabling reliable startup supervision and runtime fault detection in 1.8V rail applications such as IP cameras and string inverters.
For engineers reviewing the TPS3851H18EDRBT datasheet, TPS3851H18EDRBT pinout, TPS3851H18EDRBT application, or TPS3851H18EDRBT equivalent, this page provides verified functional specifications, validated pin functions, confirmed thermal and timing behavior, and real-world implementation context for industrial-grade power sequencing and watchdog validation.
Technical Context
The TPS3851H18EDRBT implements a high-accuracy comparator architecture with built-in 0.5% hysteresis and factory-trimmed reference, ensuring stable undervoltage detection on 1.8V supply rails across automotive-grade temperature extremes. Its dual-output open-drain structure separates RESET (system reset) and WDO (watchdog fault flag), allowing independent handling of power faults versus software hangs.
Watchdog timing is determined by CWD pin configuration: unconnected or pulled up enables factory-programmed 1.6 s (standard) or 200 ms (extended) timeouts; capacitor-connected enables continuous adjustment (0.7 ms to 77 s). SET1 disables the watchdog entirely, while MR supports manual reset initiation with internal pullup - all operating within 1.6–6.5 V supply range and 10 µA typical quiescent current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 1.6 V to 6.5 V - supports direct monitoring of 1.8V, 2.5V, 3.3V, and 5V rails without external scaling |
| VITN Accuracy | ±0.8% over –40°C to +125°C - guarantees reset assertion before microcontroller minimum supply tolerance is violated |
| tRST | 200 ms ±15% - fixed, high-precision reset delay ensures sufficient hold time for processor initialization |
| Watchdog Timeout | Factory-set 1600 ms (standard) or 200 ms (extended); adjustable via CWD capacitor - enables flexible fault response granularity |
| IDD | 10 µA typical - ultra-low quiescent current preserves battery life in always-on edge devices |
| Hysteresis | 0.5% - prevents chatter during slow-rising/falling supply transitions in noisy industrial environments |
| Package | 3.00 mm × 3.00 mm, 8-pin VSON (DRB) - compact footprint with exposed thermal pad for enhanced PCB heat dissipation |
Pinout & Package
TPS3851H18EDRBT is housed in an 8-pin VSON package (DRB) with 3.00 mm × 3.00 mm body size and exposed thermal pad connected internally to GND. The thermal pad must be soldered to a large-area ground plane for optimal thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Supply input | Monitored 1.6–6.5 V rail; requires 0.1 µF bypass capacitor near pin for noise immunity |
| CWD (Pin 2) | Watchdog timing control | Configures timeout: unconnected → factory default; 10 kΩ to VDD → extended mode; capacitor to GND → user-adjustable |
| MR (Pin 3) | Manual reset input | Active-low logic input; internally pulled up; asserts RESET when driven low, with 200 ns propagation delay |
| GND (Pin 4) | Ground reference | Primary return path; connects to exposed thermal pad - must be tied to system ground plane |
| SET1 (Pin 5) | Watchdog enable/disable | Logic low disables watchdog; logic high enables - allows dynamic watchdog control during firmware development |
| WDI (Pin 6) | Watchdog input | Falling-edge-triggered; must be pulsed before tWD expires to prevent WDO assertion; requires defined logic level at all times |
| WDO (Pin 7) | Watchdog output | Open-drain fault flag; asserts low only when RESET is high - enables separate fault logging without full system reset |
| RESET (Pin 8) | System reset output | Open-drain output; drives low when VDD < VITN or MR asserted; holds low for 200 ms after recovery |
Key Features
| Feature | Design Value |
|---|---|
| Precision undervoltage monitoring | 0.8% VITN accuracy over full –40°C to +125°C range - eliminates need for external calibration in harsh environments |
| Dual independent outputs | Separate RESET and WDO pins - permits differentiated system responses: hard reset vs. diagnostic alert |
| User-selectable watchdog modes | Three CWD configurations (NC, resistor-pullup, capacitor) - supports both production-ready timing and field-tunable fault detection |
| Factory-programmed timing | 1600 ms (standard) or 200 ms (extended) watchdog timeout - provides traceable, high-accuracy timing without external components |
| Robust reset behavior | 15% accurate tRST with 0.5% hysteresis - ensures deterministic power-on sequencing and glitch immunity |
Applications
| WLAN/Wi-Fi Access Point | IP Network Camera |
|---|---|
Use Scenario: Power-up sequencing and runtime watchdog supervision for ARM-based SoC and RF transceiver subsystems under variable AC/DC adapter conditions. IC Role / Device Role / Timing Role: Voltage supervisor monitors 1.8V core rail; asserts RESET during brownout and WDO upon software hang detected via WDI pulse failure. Use Value: Prevents corrupted firmware execution and RF transmission errors by enforcing clean boot and detecting stalled application threads. |
Use Scenario: Reliable startup and continuous operation of image sensor, ISP, and Ethernet PHY in outdoor surveillance units exposed to wide temperature swings. IC Role / Device Role / Timing Role: Monitors 1.8V I/O rail; triggers hardware reset on undervoltage and flags watchdog timeout independently to log fault cause before reboot. Use Value: Eliminates false video dropouts and network disconnections caused by marginal supply or frozen firmware - improves mean time between failures (MTBF). |
| String Inverter Control Board | Blood Pressure Monitor |
Use Scenario: Supervision of MCU and gate driver bias supplies in solar inverter auxiliary power domain where EMI and thermal stress degrade rail stability. IC Role / Device Role / Timing Role: Detects 1.8V rail collapse below 1.728 V (VITN) with 0.5% hysteresis; uses SET1 to disable watchdog during firmware updates. Use Value: Avoids catastrophic MOSFET misfiring due to undervoltage-induced logic errors - enhances functional safety compliance. |
Use Scenario: Ensuring deterministic MCU reset during battery voltage sag in portable medical devices operating from single-cell Li-ion (2.7–4.2 V). IC Role / Device Role / Timing Role: Supervises 1.8V digital rail derived from buck converter; leverages low 10 µA IDD to extend battery runtime between calibrations. Use Value: Guarantees clinical measurement integrity by preventing partial resets that corrupt ADC sampling or display buffers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor with watchdog timer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3851G18EDRBT | Same package and pinout; factory-set VITN = 1.728 V (1.8V nominal) but ±0.5% hysteresis vs. 0.5% fixed hysteresis in H18 version | Lower hysteresis tolerance may reduce noise immunity in high-EMI motor drive environments | Select G18 if tighter hysteresis spec is not required and cost optimization is prioritized |
| MAX6373KA29+T | Fixed 2.93 V reset threshold; no programmable watchdog; 12 µA IDD; SO-8 package (larger than VSON) | Lacks watchdog functionality and 1.8V rail support - suitable only for basic reset-only applications | Choose MAX6373 only when watchdog capability is unnecessary and board space allows SO-8 footprint |
Compared with TPS3851H18EDRBT, the G18 variant offers identical form factor and timing but reduced hysteresis control, while the MAX6373 provides simpler reset-only supervision in legacy SO-8 layout - neither matches the combined precision, programmability, and compactness of the TPS3851H18EDRBT for modern 1.8V embedded systems.
Availability
TPS3851H18EDRBT is available at Aetrix Electronics and suitable for WLAN access points, IP network cameras, string inverters, blood pressure monitors, and electricity meters requiring stable component supply across extended temperature and long product lifecycles.
Supply support for TPS3851H18EDRBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision power management and reliability-critical IC design.
The TPS3851H18EDRBT belongs to TI's high-accuracy voltage supervisor family, engineered specifically for industrial, medical, and communications equipment demanding guaranteed reset behavior and configurable fault recovery under extreme thermal and electrical stress.
FAQ
What is the exact undervoltage threshold voltage (VITN) for TPS3851H18EDRBT?
The TPS3851H18EDRBT has a nominal undervoltage threshold of 1.728 V, corresponding to a 1.8 V supply rail with 4% undervoltage detection. This value is factory-trimmed and achieves ±0.8% accuracy across –40°C to +125°C, as confirmed in the device's electrical characteristics table and typical accuracy plots. The 1.728 V threshold ensures reset assertion before the monitored 1.8 V rail falls below its minimum operational specification.
How does the CWD pin configure watchdog timing on TPS3851H18EDRBT?
The CWD pin on TPS3851H18EDRBT selects watchdog timeout mode: unconnected or pulled up with 10 kΩ to VDD enables factory-programmed 1600 ms (standard) or 200 ms (extended) timeouts; connecting a capacitor to GND enables user-adjustable timing per tWD = 3.23 × CCWD + 0.381 ms (standard) or tWD = 287 × CCWD + 62.7 ms (extended). The device evaluates CWD state within 381 µs after VDD enters valid range.
Can TPS3851H18EDRBT monitor a 1.8 V rail while powered from a higher voltage?
Yes - TPS3851H18EDRBT monitors its own VDD supply, so it must be powered directly from the 1.8 V rail it supervises. Its 1.6–6.5 V operating range accommodates 1.8 V nominal with margin for ripple and droop. It does not support remote sensing; VDD is both supply and monitored rail. For higher-supply monitoring, a resistor divider is not supported - use a dedicated supervisor with external sense input.
What is the function of the SET1 pin on TPS3851H18EDRBT?
The SET1 pin on TPS3851H18EDRBT enables or disables the watchdog timer: grounding SET1 disables watchdog functionality and causes WDI to be ignored, while pulling SET1 high enables normal watchdog operation. This allows safe firmware development and field updates without unintended resets. When disabled, WDI must be driven to VDD or GND to avoid increased IDD.
Does TPS3851H18EDRBT support manual reset, and how is it implemented?
Yes - TPS3851H18EDRBT includes a dedicated MR (manual reset) pin (Pin 3) that asserts RESET when driven low. MR has an internal 620 nA pullup current, so it can be left floating or tied to VDD if unused. RESET remains low for the full 200 ms tRST period after MR is released, ensuring reliable processor reset. Propagation delay from MR to RESET is 200 ns maximum.
TPS3851H18EDRBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.8V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 170ms Minimum
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SON (3x3)
TPS3851H18EDRBT FAQ
1.How can I place an order for TPS3851H18EDRBT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3851H18EDRBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3851H18EDRBT reliable?
The price and inventory of TPS3851H18EDRBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3851H18EDRBT is usually 5 days.
3.What payment methods are accepted for TPS3851H18EDRBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3851H18EDRBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3851H18EDRBT?
TPS3851H18EDRBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3851H18EDRBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3851H18EDRBT?
For technical support, including TPS3851H18EDRBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3851H18EDRBT requirements.
6.How does Aetrix verify that TPS3851H18EDRBT is sourced from the original manufacturer or authorized distributors?
All TPS3851H18EDRBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3851H18EDRBT meets industry standards.
7.What is the process for return or replacement of TPS3851H18EDRBT?
All TPS3851H18EDRBT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3851H18EDRBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3851H18EDRBT part is unused and in its original packaging.
Return procedure for TPS3851H18EDRBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3851H18EDRBT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

