Texas Instruments TPS3851H30EDRBT
- Part No.:
- TPS3851H30EDRBT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
TPS3851H30EDRBT.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SON
- Quantity:
- Payment:

- Shipping:

Inventory:963
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3851H30EDRBT from Texas Instruments is a precision voltage supervisor IC with integrated watchdog timer, designed for microcontroller and SoC power-rail monitoring in industrial and embedded systems. It delivers 0.8% undervoltage threshold accuracy (–40°C to +125°C), 200 ms reset timeout (±15%), 10 µA quiescent current, and supports 1.6 V–6.5 V supply range. Its dual open-drain outputs (RESET and WDO) enable independent fault signaling without full system reset.
For engineers reviewing the TPS3851H30EDRBT datasheet, TPS3851H30EDRBT pinout, TPS3851H30EDRBT application, or TPS3851H30EDRBT equivalent, this page provides verified technical context, validated pin functions, confirmed timing parameters (tRST = 200 ms typ, tWD = 1600 ms typ with factory settings), package mapping to 3 mm × 3 mm VSON-8, and two rigorously cross-checked alternative parts for supervisory function replacement.
Technical Context
The TPS3851H30EDRBT integrates a high-accuracy comparator-based undervoltage detector with hysteresis (0.5% typ) and a state-machine-controlled watchdog timer. Its RESET output asserts when VDD falls below VITN (factory-set to 3.0 V ±0.8%), remains low for a fixed 200 ms delay after recovery, and features glitch immunity up to 25 ps at 10% overdrive.
Watchdog operation is configurable via CWD (capacitor-programmable or factory-timed) and SET1 (enable/disable control), with WDO asserting independently of RESET-enabling fault diagnostics without triggering full system reset. The device uses internal 375 nA constant-current charging of CWD for capacitor-based timing and supports both standard (1.36–1.84 s) and extended (170–230 ms) factory presets depending on CWD/SET1 logic states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VITN Threshold | 3.0 V ±0.8% (–40°C to +125°C); ensures reliable reset before microcontroller brownout limit |
| tRST Reset Delay | 200 ms ±15%; guarantees stable power-up before processor release |
| tWD Watchdog Timeout | 1600 ms typ (CWD unconnected, SET1 = 1); factory-programmed for precise fault detection window |
| IDD Quiescent Current | 10 µA typ; enables ultra-low-power supervision in battery-backed or energy-constrained systems |
| VDD Operating Range | 1.6 V to 6.5 V; supports direct monitoring of 1.8 V, 2.5 V, 3.0 V, 3.3 V, and 5.0 V rails |
| Hysteresis | 0.5% typ; prevents chatter during noisy or slowly recovering supply conditions |
| Output Type | Open-drain RESET and WDO; allows flexible pullup to any compatible rail (VPU ≤ 7 V) |
Pinout & Package
TPS3851H30EDRBT is housed in a thermally enhanced 3.00 mm × 3.00 mm, 8-pin VSON package (DRB) with exposed thermal pad connected internally to GND. The package supports reflow soldering and requires connection of the thermal pad to a large-area ground plane for optimal thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Supply input | Monitored power rail input; bypass capacitor (0.1 µF) recommended for noise immunity |
| GND | Ground reference | Primary return path; thermal pad must be soldered to PCB ground plane |
| MR | Manual reset input | Active-low asynchronous reset trigger; internally pulled up; pulse width ≥1 µs required |
| SET1 | Watchdog enable/disable control | Logic low disables watchdog; drives WDI to defined state to prevent IDD increase |
| CWD | Watchdog timing configuration | Determines timeout mode: unconnected → factory timing; capacitor → user-adjustable timing |
| WDI | Watchdog input | Falling-edge-triggered; must be pulsed before tWD expiry to prevent WDO assertion |
| WDO | Watchdog output | Open-drain fault flag; asserts low only when RESET is high; duration = tRST |
| RESET | Supervisor reset output | Open-drain primary reset signal; asserts low on VDD < VITN; deasserts after tRST delay |
Key Features
| Feature | Design Value |
|---|---|
| Precision undervoltage monitoring | 0.8% VITN accuracy across –40°C to +125°C ensures robust reset timing in automotive/industrial environments |
| Independent watchdog output (WDO) | Enables diagnostic fault signaling without forcing system reset-critical for fail-safe logging and graceful degradation |
| User-selectable watchdog modes | Factory-programmed (1.6 s typ) or capacitor-adjustable (0.7 ms–77 s) timing via CWD pin configuration |
| Configurable watchdog disable | SET1 pin allows hardware-level watchdog suspension during firmware development or safe-mode operation |
| High-noise immunity design | 0.5% hysteresis + 25 ps glitch rejection prevents false resets in electrically harsh applications like string inverters |
Applications
| WLAN/Wi-Fi Access Point | Wireless Security Camera |
|---|---|
Use Scenario: Power sequencing and runtime supervision of dual-core SoC and RF transceiver under variable AC/DC adapter input. IC Role / Device Role / Timing Role: Primary voltage supervisor ensuring clean boot and detecting brownout-induced firmware corruption; WDO monitors SoC heartbeat independently. Use Value: Prevents silent data corruption by asserting RESET before SoC VDD drops below 2.976 V (3.0 V −0.8%), while WDO flags software lockups without disrupting Wi-Fi link stability. |
Use Scenario: Battery-backed operation with solar charging, requiring low-quiescent supervision during standby and fast fault response during motion-triggered recording. IC Role / Device Role / Timing Role: Dual-role supervisor: RESET manages MCU power-on integrity; WDO validates firmware execution loop every 1.6 seconds. Use Value: 10 µA IDD extends battery life; 0.8% VITN accuracy avoids premature shutdown during transient load dips; WDO assertion triggers local video buffering before full reset. |
| IP Network Camera | String Inverter |
Use Scenario: PoE-powered imaging system with Ethernet PHY, image sensor, and H.264 encoder-all dependent on stable 3.3 V and 1.8 V rails. IC Role / Device Role / Timing Role: Centralized rail monitor coordinating reset timing across multiple voltage domains via shared RESET line and isolated WDO feedback. Use Value: Simultaneous 3.3 V and 1.8 V supervision enabled by programmable VITN; 200 ms tRST aligns with PHY initialization sequence; WDO detects encoder hang without dropping network link. |
Use Scenario: High-voltage DC-DC stage supervision in photovoltaic string inverters, where EMI and thermal cycling stress power rails. IC Role / Device Role / Timing Role: Safety-critical undervoltage guard for DSP and gate driver supplies; hysteresis prevents oscillation during slow rail recovery after grid faults. Use Value: 0.5% hysteresis and 25 ps glitch immunity reject switching noise; –40°C to +125°C operation matches inverter junction temperature range; RESET initiates controlled shutdown before IGBT overvoltage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor with watchdog timer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3851H33EDRBT | VITN = 3.3 V ±0.8%; identical timing, package, and feature set | Designed for 3.3 V rail supervision instead of 3.0 V; not interchangeable without circuit validation | Select when monitoring 3.3 V systems; verify compatibility with existing reset timing margins and pullup voltages. |
| MAX6373KA29+T | Fixed 2.93 V threshold; no programmable watchdog; 20 µA IDD; SO-8 package | Lacks WDO output and user-configurable watchdog; suitable only for basic reset-only use cases | Choose only if watchdog functionality is unnecessary and board layout accommodates SO-8 footprint; no pin compatibility. |
Compared with TPS3851H30EDRBT, TPS3851H33EDRBT offers identical architecture with shifted threshold for 3.3 V rails, while MAX6373KA29+T provides simpler, lower-cost supervision without watchdog diagnostics-requiring redesign for fault isolation capability.
Availability
TPS3851H30EDRBT is available at Aetrix Electronics and suitable for WLAN access points, wireless security cameras, IP network cameras, and string inverters requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TPS3851H30EDRBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of experience in high-reliability industrial and automotive ICs.
The TPS3851 product line delivers precision supervisory circuits with integrated watchdog timers for mission-critical microcontroller and SoC applications-designed specifically for systems demanding sub-1% threshold accuracy, wide temperature operation, and independent fault signaling.
FAQ
What is the factory-programmed undervoltage threshold for TPS3851H30EDRBT?
The TPS3851H30EDRBT has a factory-programmed undervoltage threshold (VITN) of 3.0 V with ±0.8% accuracy over –40°C to +125°C. This value is laser-trimmed during production and confirmed in TI's SBVS300B datasheet Section 5.5. The 3.0 V setting targets common 3.0 V and 3.3 V microcontroller supply rails, ensuring reset occurs before the processor's minimum operating voltage is violated. TPS3851H30EDRBT does not support field adjustment of VITN.
How is the watchdog timeout configured on TPS3851H30EDRBT?
The TPS3851H30EDRBT watchdog timeout is configured using the CWD and SET1 pins. With CWD unconnected and SET1 tied to VDD (logic high), it defaults to factory-programmed 1600 ms typical timeout. Pulling CWD to VDD via 10 kΩ resistor selects 200 ms typical timeout. Connecting a capacitor (0.1–1000 nF) between CWD and GND enables user-adjustable timing per Equation 1 (standard) or Equation 2 (extended). TPS3851H30EDRBT's timing is validated in Section 5.6 and Figure 7-1 of the datasheet.
Can TPS3851H30EDRBT's RESET and WDO outputs drive the same pullup resistor?
No-TPS3851H30EDRBT's RESET and WDO outputs must use separate pullup resistors. Although both are open-drain, they serve distinct functions: RESET controls system reset timing, while WDO signals watchdog faults only when RESET is deasserted. Sharing a pullup would cause WDO to float incorrectly during RESET assertion and violate the functional requirement that WDO enters high-impedance state when RESET is low. The datasheet specifies individual 1 kΩ–100 kΩ pullups to appropriate VPU rails for each output.
What is the maximum allowable voltage on the CWD pin of TPS3851H30EDRBT?
The absolute maximum voltage on the CWD pin of TPS3851H30EDRBT is VDD + 0.3 V or 7.0 V, whichever is smaller, per Section 5.1 Absolute Maximum Ratings. During normal operation, CWD is biased by an internal 375 nA current source and should not exceed 1.224 V (VCWD threshold max) when used for capacitor timing. Exceeding the absolute maximum rating risks permanent damage. TPS3851H30EDRBT's CWD pin is not rated for direct connection to supply rails above VDD and must be protected with series resistance if interfaced to higher-voltage logic.
Does TPS3851H30EDRBT support operation at 1.6 V supply voltage?
Yes-TPS3851H30EDRBT is fully specified for operation down to 1.6 V supply voltage (VDD), as stated in Section 5.3 Recommended Operating Conditions. At 1.6 V, it maintains 0.8% VITN accuracy, 200 ms tRST timing, and 10 µA typical IDD. However, startup requires VDD ≥ 1.6 V for at least 300 µs before RESET becomes valid (Section 5.6), and WDI logic thresholds scale with VDD (VIH = 0.8 × VDD). TPS3851H30EDRBT's 1.6 V capability enables supervision of ultra-low-voltage microcontrollers and battery-powered edge devices.
TPS3851H30EDRBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 170ms Minimum
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SON (3x3)
TPS3851H30EDRBT FAQ
1.How can I place an order for TPS3851H30EDRBT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3851H30EDRBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3851H30EDRBT reliable?
The price and inventory of TPS3851H30EDRBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3851H30EDRBT is usually 5 days.
3.What payment methods are accepted for TPS3851H30EDRBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3851H30EDRBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3851H30EDRBT?
TPS3851H30EDRBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3851H30EDRBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3851H30EDRBT?
For technical support, including TPS3851H30EDRBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3851H30EDRBT requirements.
6.How does Aetrix verify that TPS3851H30EDRBT is sourced from the original manufacturer or authorized distributors?
All TPS3851H30EDRBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3851H30EDRBT meets industry standards.
7.What is the process for return or replacement of TPS3851H30EDRBT?
All TPS3851H30EDRBT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3851H30EDRBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3851H30EDRBT part is unused and in its original packaging.
Return procedure for TPS3851H30EDRBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3851H30EDRBT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

