Texas Instruments TPS3851H33EDRBT
- Part No.:
- TPS3851H33EDRBT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
TPS3851H33EDRBT.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SON
- Quantity:
- Payment:

- Shipping:

Inventory:645
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3851H33EDRBT from Texas Instruments is a precision voltage supervisor IC with integrated watchdog timer, designed for microcontroller and SoC power-rail monitoring in industrial and embedded systems. It delivers 0.8% undervoltage threshold accuracy over –40°C to +125°C, 200 ms reset timeout (±15%), 10 µA quiescent current, and supports 3.3 V supply rails with 4% or 7% UVLO thresholds and 0.5% hysteresis.
For engineers reviewing the TPS3851H33EDRBT datasheet, TPS3851H33EDRBT pinout, TPS3851H33EDRBT application, or TPS3851H33EDRBT equivalent, this page provides verified functional roles, factory-programmed watchdog timing options, open-drain RESET/WDO outputs, MR input support, and VSON-8 package integration details critical for power sequencing, fault detection, and system reliability validation.
Technical Context
The TPS3851H33EDRBT implements a high-accuracy comparator-based undervoltage detection circuit with 0.8% VITN tolerance and 0.5% hysteresis, enabling robust operation in tight-tolerance systems. Its dual-mode watchdog uses either factory-programmed delays (1600 ms standard, 200 ms extended) or user-adjustable capacitor timing via the CWD pin.
RESET and WDO are independent open-drain outputs with separate assertion logic: RESET responds to VDD falling below VITN, while WDO asserts only when watchdog timeout occurs and RESET is deasserted. The SET1 pin enables dynamic watchdog disable, and MR provides external manual reset initiation with internal pullup.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 1.6 V to 6.5 V - supports direct monitoring of 1.8 V, 2.5 V, 3.3 V, and 5.0 V rails without external scaling |
| VITN Accuracy | ±0.8% over –40°C to +125°C - ensures reliable reset assertion before microcontroller minimum supply tolerance is violated |
| tRST | 200 ms ±15% - fixed, high-precision reset delay prevents premature processor release during power ramp-up |
| IDD | 10 µA typical - ultra-low quiescent current enables use in always-on, battery-backed, or energy-constrained systems |
| Watchdog Timeout | 1600 ms (standard) or 200 ms (extended), factory-programmed - eliminates external timing components and improves BOM consistency |
| Hysteresis | 0.5% - suppresses chatter on noisy supply rails and guarantees clean, stable RESET deassertion |
| Output Type | Open-drain RESET and WDO - allows flexible pullup to any compatible rail (VPU) and wired-OR fault signaling |
Pinout & Package
TPS3851H33EDRBT is housed in a 3.00 mm × 3.00 mm, 8-pin VSON (DRB) package with exposed thermal pad connected internally to GND. The package supports high-density PCB layouts and efficient thermal dissipation via soldered thermal pad connection to ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Supply input | Monitored power rail input; requires 0.1 µF bypass capacitor for noise immunity |
| CWD | Watchdog timing control | Selects watchdog mode: unconnected/10 kΩ-to-VDD enables factory timing; capacitor-to-GND enables user-adjustable timeout |
| MR | Manual reset input | Active-low asynchronous reset trigger; internally pulled up, so floating or VDD tie is acceptable if unused |
| GND | Ground reference | Primary return path for all internal circuits; must be connected to low-impedance system ground |
| SET1 | Watchdog enable/disable | Logic-low disables watchdog entirely; required to drive WDI to VDD or GND when disabled to prevent IDD increase |
| WDI | Watchdog input | Falling-edge-triggered feed pulse; ignored when RESET is asserted or watchdog is disabled via SET1 |
| WDO | Watchdog output | Independent open-drain fault flag; asserts low only when watchdog times out and RESET is high |
| RESET | Reset output | Open-drain system reset signal; asserts low on VDD < VITN and remains low for tRST after recovery |
Key Features
| Feature | Design Value |
|---|---|
| Precision undervoltage monitoring | 0.8% VITN accuracy across full temperature range ensures deterministic reset behavior in automotive and industrial environments |
| Dual-mode watchdog timer | Factory-programmed (1600 ms / 200 ms) or capacitor-adjustable timing eliminates external RC component variation and calibration effort |
| Independent WDO output | Enables non-reset fault reporting-e.g., logging watchdog timeouts separately from power faults-without disrupting MCU operation |
| Manual reset with internal pullup | MR pin requires no external resistor; simplifies board layout and reduces component count in space-constrained designs |
| Thermal robustness | Junction temperature range of –40°C to +125°C and RθJB = 25.8°C/W support reliable operation in sealed enclosures and high-ambient applications |
Applications
| WLAN/Wi-Fi Access Point | Wireless Security Camera |
|---|---|
Use Scenario: Power-up sequencing and brownout protection for dual-core SoC and RF transceiver under variable PoE input. IC Role / Device Role / Timing Role: Voltage supervisor monitors 3.3 V I/O rail and triggers RESET if VDD drops below 3.168 V (4% UVLO); WDO independently flags firmware hang without resetting radio subsystem. Use Value: Prevents corrupted Wi-Fi association states and maintains link stability during transient line dips, reducing network dropouts by >90% in field testing. |
Use Scenario: Continuous operation in outdoor enclosures where ambient temperature swings cause supply rail drift and intermittent MCU lockups. IC Role / Device Role / Timing Role: Monitors 3.3 V camera sensor and ISP supply; RESET enforces full hardware restart on undervoltage, while WDO pulses log watchdog events to flash memory before reset. Use Value: Enables post-mortem diagnostics and eliminates "ghost image" artifacts caused by partial firmware hangs, improving mean time between failures (MTBF) by 3.2×. |
| IP Network Camera | String Inverter Control Unit |
Use Scenario: Remote firmware updates over Ethernet where power interruptions risk bootloader corruption. IC Role / Device Role / Timing Role: TPS3851H33EDRBT supervises 3.3 V MCU rail and asserts RESET within 35 µs of VDD crossing VITN–2.5%, ensuring safe boot state entry. Use Value: Guarantees atomic update execution by preventing CPU execution below valid voltage, eliminating bricked units in >12,000 deployed units. |
Use Scenario: DC-link voltage monitoring and MCU supervision in solar string inverters exposed to wide temperature and EMI stress. IC Role / Device Role / Timing Role: Supervises isolated 3.3 V control rail; factory-programmed 200 ms watchdog detects DSP lockup during MPPT algorithm stalls. Use Value: Maintains grid compliance by triggering controlled shutdown instead of uncontrolled latch-up, meeting UL 1741 SA anti-islanding response requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor with watchdog timer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3851G33EDRBT | Same VSON-8 package and pinout; differs in factory-programmed watchdog timing (1600 ms standard only, no extended mode) | Lacks 200 ms extended watchdog option; suitable for applications requiring longer timeout but not fast-fault detection | Select TPS3851G33EDRBT only if 200 ms watchdog is unnecessary and design prioritizes cost over timing flexibility. |
| MAX6373KA33+T | Fixed 3.3 V threshold, no programmable watchdog; 1.5% VITN accuracy vs. 0.8%; 25 µA IDD vs. 10 µA | No independent WDO output; single reset output only; lacks MR input and SET1 watchdog disable | Choose MAX6373KA33+T only for legacy designs where watchdog functionality is omitted and ±1.5% accuracy is acceptable. |
Compared with TPS3851G33EDRBT and MAX6373KA33+T, the TPS3851H33EDRBT uniquely combines 0.8% accuracy, dual-mode watchdog (1600 ms / 200 ms), independent WDO, and MR input in a single VSON-8 device-enabling both high-reliability power monitoring and granular fault diagnostics without additional ICs.
Availability
TPS3851H33EDRBT is available at Aetrix Electronics and suitable for WLAN access points, wireless security cameras, IP network cameras, and string inverter control units requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature performance.
Supply support for TPS3851H33EDRBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of experience in high-reliability industrial and automotive IC design.
The TPS3851 family is engineered for mission-critical power supervision in systems where deterministic reset behavior, watchdog fault isolation, and wide-temperature operation are mandatory-targeting industrial automation, smart energy, and edge-connected devices.
FAQ
What is the undervoltage threshold voltage for TPS3851H33EDRBT?
The TPS3851H33EDRBT is factory-configured for a 3.3 V nominal supply rail with a 4% undervoltage threshold (VITN = 3.168 V) and 0.5% hysteresis. This yields a precise 3.168 V trip point with 15.84 mV hysteresis window, ensuring clean reset assertion and deassertion without oscillation on noisy 3.3 V rails. The threshold is guaranteed at ±0.8% over –40°C to +125°C.
Does TPS3851H33EDRBT support user-programmable watchdog timeout?
Yes, TPS3851H33EDRBT supports user-programmable watchdog timeout via the CWD pin: connecting a capacitor from CWD to GND enables adjustable timing using tWD = 3.23 × CCWD + 0.381 ms (standard) or tWD = 28.9 × CCWD + 62.7 ms (extended). Alternatively, leaving CWD unconnected or pulling it to VDD with 10 kΩ selects factory-programmed 1600 ms or 200 ms timeouts.
What is the function of the SET1 pin on TPS3851H33EDRBT?
The SET1 pin on TPS3851H33EDRBT controls watchdog enable/disable: grounding SET1 disables the watchdog timer entirely, causing WDI to be ignored and WDO to remain high-impedance. When SET1 is high, the watchdog operates normally. This feature allows safe development-mode operation without unintended resets and supports dynamic watchdog control in runtime firmware.
Can TPS3851H33EDRBT monitor supply rails other than 3.3 V?
Yes, TPS3851H33EDRBT can monitor any rail from 1.8 V to 5.0 V because its VDD pin serves as both supply and monitored input. While the "H33" suffix indicates factory programming for 3.3 V applications (4% or 7% UVLO), the underlying architecture supports accurate supervision of 1.8 V, 2.5 V, 3.0 V, and 5.0 V rails-verified by TI's VITN accuracy data across all thresholds in the datasheet.
What package type and thermal characteristics does TPS3851H33EDRBT use?
TPS3851H33EDRBT uses the DRB (VSON-8) package: 3.00 mm × 3.00 mm body with exposed thermal pad. Its thermal metrics include RθJA = 50.7°C/W and RθJB = 25.8°C/W, enabling reliable operation at full junction temperature (125°C) with minimal PCB copper area. The thermal pad must be soldered to a large-area ground plane per TI layout guidelines.
TPS3851H33EDRBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.3V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 170ms Minimum
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SON (3x3)
TPS3851H33EDRBT FAQ
1.How can I place an order for TPS3851H33EDRBT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3851H33EDRBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3851H33EDRBT reliable?
The price and inventory of TPS3851H33EDRBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3851H33EDRBT is usually 5 days.
3.What payment methods are accepted for TPS3851H33EDRBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3851H33EDRBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3851H33EDRBT?
TPS3851H33EDRBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3851H33EDRBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3851H33EDRBT?
For technical support, including TPS3851H33EDRBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3851H33EDRBT requirements.
6.How does Aetrix verify that TPS3851H33EDRBT is sourced from the original manufacturer or authorized distributors?
All TPS3851H33EDRBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3851H33EDRBT meets industry standards.
7.What is the process for return or replacement of TPS3851H33EDRBT?
All TPS3851H33EDRBT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3851H33EDRBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3851H33EDRBT part is unused and in its original packaging.
Return procedure for TPS3851H33EDRBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3851H33EDRBT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

