Texas Instruments TPS3852G18QDRBRQ1
- Part No.:
- TPS3852G18QDRBRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
TPS3852G18QDRBRQ1.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SON
- Quantity:
- Payment:

- Shipping:

Inventory:1,823
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3852G18QDRBRQ1 from Texas Instruments is a high-accuracy AEC-Q100 Grade 1 voltage supervisor with integrated window watchdog timer, featuring 0.8% undervoltage threshold accuracy over –40°C to +125°C, ±15% factory-programmed watchdog/reset timing accuracy, and 10 µA typical supply current. It monitors 1.8 V rails in automotive ADAS and telematics control units.
For engineers reviewing the TPS3852G18QDRBRQ1 datasheet, TPS3852G18QDRBRQ1 pinout, TPS3852G18QDRBRQ1 application, or TPS3852G18QDRBRQ1 equivalent, key selection criteria include its precision 1.8 V monitoring capability, programmable window watchdog with dual boundary timing (tWDL/tWDU), open-drain RESET/WDO outputs, manual reset input (MR), and wettable-flank 3-mm × 3-mm VSON package for optical solder inspection.
Technical Context
The TPS3852G18QDRBRQ1 implements a precision undervoltage detection circuit with 0.5% hysteresis and a dedicated window watchdog state machine that requires WDI falling edges to occur strictly between tWDL(max) and tWDU(min). Its internal 375 nA CWD charging current enables capacitor-based timing adjustment or factory-set delays via CWD pin configuration (NC or 10 kΩ pullup).
It operates across 1.6 V–6.5 V supply range with AEC-Q100 Grade 1 qualification (–40°C to +125°C ambient), HBM ±2000 V / CDM ±750 V ESD rating, and supports both fixed-reset delay (tRST = 200 ms typ) and independent watchdog fault flagging via WDO-without triggering full system reset.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VITN Accuracy | ±0.8% over –40°C to +125°C - ensures reliable reset assertion before microcontroller VDD tolerance violation on 1.8 V rail |
| Reset Timeout (tRST) | 200 ms typical ±15% - provides stable power-up sequencing time for SoCs and FPGAs |
| Supply Current (IDD) | 10 µA typical - enables always-on supervision in low-power automotive modules |
| Hysteresis (VHYST) | 0.5% - prevents chatter during slow-rising/falling supply transitions in noisy vehicle environments |
| Watchdog Window | tWDL/tWDU factory-set at 800/1600 ms (typ) - enforces safe execution timing for safety-critical firmware |
| Input Voltage Range | 1.6 V to 6.5 V - supports direct connection to 1.8 V, 3.3 V, and 5 V system rails without level shifting |
| Package | 8-pin VSON (3.00 mm × 3.00 mm) with wettable flanks - enables automated optical inspection of solder joints in automotive PCB assembly |
Pinout & Package
TPS3852G18QDRBRQ1 is housed in an 8-pin VSON package (3.00 mm × 3.00 mm) with exposed thermal pad connected internally to GND. The package features wettable flanks for AOI-compatible solder joint verification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply input | Accepts 1.6–6.5 V; bypass capacitor required for noise immunity in automotive EMI environments |
| GND | Ground reference | Connects to PCB ground plane; thermal pad must be soldered to large-area ground for thermal reliability |
| MR | Manual reset input | Active-low; internally pulled up; asserts RESET when driven low - used for processor-initiated recovery |
| RESET | Open-drain reset output | Drives low when VDD < VITN or MR asserted; requires external 1–100 kΩ pullup to target rail voltage |
| SET1 | Watchdog enable/disable control | Grounding disables watchdog; WDI ignored and WDO enters high-Z state - critical for debug mode |
| WDI | Watchdog input | Falling-edge triggered; must fall within tWDL(max)/tWDU(min) window to prevent WDO assertion |
| WDO | Window watchdog output | Independent open-drain fault flag; only active when RESET is high - enables diagnostic logging without system reset |
| CWD | Watchdog timing configuration | Determines tWDL/tWDU via NC (factory default), 10 kΩ pullup, or capacitor-to-GND - sets watchdog resolution |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for –40°C to +125°C ambient operation - meets automotive functional safety temperature requirements |
| 0.8% VITN accuracy | Guarantees precise 1.8 V rail monitoring across full automotive temperature range - eliminates need for external calibration |
| Programmable window watchdog | Enables dual-boundary timing enforcement (tWDL/tWDU) - detects both early and late firmware faults in ADAS processors |
| Independent WDO output | Flags watchdog violations without asserting RESET - allows host MCU to log error context before initiating controlled restart |
| Wettable-flank VSON package | Facilitates 100% automated optical inspection of solder joints - satisfies automotive zero-defect manufacturing standards |
Applications
| Automotive ADAS Camera Module | Telematics Control Unit (TCU) |
|---|---|
Use Scenario: Monitors 1.8 V core supply of image signal processor (ISP) in forward-facing camera module operating under engine bay thermal stress. IC Role / Device Role / Timing Role: Precision voltage supervisor with window watchdog - asserts RESET if ISP supply drops below 1.784 V (0.8% below 1.8 V) and flags timing violations via WDO during lane-departure algorithm execution. Use Value: Prevents corrupted image data transmission by ensuring ISP resets before violating AVDD tolerance, while WDO logging enables root-cause analysis of intermittent firmware hangs. | Use Scenario: Supervises 1.8 V I/O rail of cellular modem and GNSS receiver in vehicle infotainment gateway exposed to battery transients. IC Role / Device Role / Timing Role: High-accuracy supervisor with manual reset - triggers clean reboot on brownout events and allows host MCU to initiate diagnostics via MR pin during OTA update failures. Use Value: Eliminates false resets from load-dump spikes due to 0.5% hysteresis, and 10 µA quiescent current extends battery backup runtime during ignition-off monitoring. |
| Automotive Vision Processor Board | FPGA-Based Safety Controller |
Use Scenario: Provides power-on reset and runtime supervision for 1.8 V auxiliary domain of vision SoC in rear-view mirror display system. IC Role / Device Role / Timing Role: Dual-function supervisor/watchdog - generates tRST-delayed RESET for deterministic boot and uses CWD pin to configure 800/1600 ms watchdog window aligned to vision pipeline frame rate. Use Value: Ensures vision processor completes initialization before releasing reset, and window watchdog catches missed frame interrupts without disrupting video stream continuity. | Use Scenario: Monitors 1.8 V configuration voltage of safety-certified FPGA in brake-by-wire controller subjected to ESD and conducted noise. IC Role / Device Role / Timing Role: AEC-Q100 qualified supervisor - asserts RESET on undervoltage and disables watchdog via SET1 during FPGA configuration to avoid spurious timeouts. Use Value: Meets ISO 26262 ASIL-B requirements through ±2000 V HBM ESD rating and guaranteed 0.8% threshold accuracy - reduces validation effort for functional safety certification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor with watchdog applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3851G18QDRBRQ1 | Single-threshold (non-window) watchdog; identical 0.8% VITN accuracy and VSON package | Lacks window watchdog boundary enforcement - suitable only where simple timeout detection suffices | Select when system firmware requires only basic watchdog timeout, not dual-boundary fault discrimination |
| MAX6373KA18+T | 0.5% VITN accuracy; fixed 1.8 V threshold; no programmable watchdog; 8-pin SOIC package | No window watchdog functionality; larger SOIC footprint; lacks AEC-Q100 qualification | Select for non-automotive industrial applications requiring tighter threshold accuracy but no safety-critical timing enforcement |
Compared with TPS3852G18QDRBRQ1, TPS3851G18QDRBRQ1 offers identical precision supervision but omits window watchdog logic, while MAX6373KA18+T trades AEC-Q100 compliance and programmability for higher threshold accuracy in legacy SOIC packaging - making TPS3852G18QDRBRQ1 uniquely suited for ASIL-B automotive systems requiring both precision and timing-fault discrimination.
Availability
TPS3852G18QDRBRQ1 is available at Aetrix Electronics and suitable for automotive ADAS camera modules, telematics control units, vision processor boards, and FPGA-based safety controllers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TPS3852G18QDRBRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in automotive-grade ICs and functional safety solutions.
The TPS385x-Q1 product line delivers AEC-Q100 qualified voltage supervisors with integrated window watchdogs specifically designed for ASIL-B automotive systems including ADAS, infotainment, and chassis control units.
FAQ
What is the nominal monitored voltage for TPS3852G18QDRBRQ1?
The TPS3852G18QDRBRQ1 is factory-configured for 1.8 V rail supervision, with undervoltage threshold VITN = 1.8 V × (1 − 0.8%) = 1.784 V (typical). This value is laser-trimmed during production and maintains ±0.8% accuracy across –40°C to +125°C, as confirmed in the SBVS285 datasheet Section 6.5.
How does the CWD pin configure watchdog timing on TPS3852G18QDRBRQ1?
The CWD pin on TPS3852G18QDRBRQ1 selects watchdog timing mode: unconnected (NC) or pulled up to VDD with 10 kΩ resistor enables factory-programmed tWDL/tWDU (800/1600 ms typ); connecting a capacitor (100 pF–1 µF) to GND enables user-adjustable timing per tWDU(s) = 77.4 × CCWD(µF) + 0.055. Internal 375 nA current source charges CCWD to determine boundaries.
Can TPS3852G18QDRBRQ1 be used for 3.3 V rail supervision?
No - TPS3852G18QDRBRQ1 is specifically trimmed for 1.8 V nominal monitoring. For 3.3 V rails, Texas Instruments specifies TPS3852G33QDRBRQ1 (VITN = 3.3 V). Using TPS3852G18QDRBRQ1 on 3.3 V would assert RESET continuously since VDD exceeds VITN + VHYST by >1.5 V, violating intended supervision range.
What is the function of the SET1 pin on TPS3852G18QDRBRQ1?
The SET1 pin on TPS3852G18QDRBRQ1 controls watchdog enable/disable: grounding SET1 disables the watchdog timer, forcing WDO into high-impedance state and ignoring WDI inputs. This is essential during firmware development or FPGA configuration to prevent spurious timeouts. When SET1 is high, watchdog operates normally with window timing enforcement.
Does TPS3852G18QDRBRQ1 support simultaneous RESET and WDO assertion?
No - TPS3852G18QDRBRQ1 asserts WDO only when RESET is high. When RESET is low (e.g., during undervoltage or MR assertion), WDO enters high-impedance state regardless of WDI activity. This design isolates watchdog fault signaling from power-fail conditions, enabling independent diagnostic reporting during normal operation.
TPS3852G18QDRBRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.8V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SON (3x3)
TPS3852G18QDRBRQ1 FAQ
1.How can I place an order for TPS3852G18QDRBRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3852G18QDRBRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3852G18QDRBRQ1 reliable?
The price and inventory of TPS3852G18QDRBRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3852G18QDRBRQ1 is usually 5 days.
3.What payment methods are accepted for TPS3852G18QDRBRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3852G18QDRBRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3852G18QDRBRQ1?
TPS3852G18QDRBRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3852G18QDRBRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3852G18QDRBRQ1?
For technical support, including TPS3852G18QDRBRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3852G18QDRBRQ1 requirements.
6.How does Aetrix verify that TPS3852G18QDRBRQ1 is sourced from the original manufacturer or authorized distributors?
All TPS3852G18QDRBRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3852G18QDRBRQ1 meets industry standards.
7.What is the process for return or replacement of TPS3852G18QDRBRQ1?
All TPS3852G18QDRBRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3852G18QDRBRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3852G18QDRBRQ1 part is unused and in its original packaging.
Return procedure for TPS3852G18QDRBRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3852G18QDRBRQ1 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

