Texas Instruments TPS3852H18QDRBRQ1
- Part No.:
- TPS3852H18QDRBRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
TPS3852H18QDRBRQ1.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SON
- Quantity:
- Payment:

- Shipping:

Inventory:4,493
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3852H18QDRBRQ1 from Texas Instruments is a high-accuracy AEC-Q100 Grade 1 voltage supervisor with integrated window watchdog timer, designed for automotive safety-critical systems. It delivers 0.8% undervoltage threshold accuracy over –40°C to +125°C, ±15% factory-programmed watchdog/reset timing accuracy, and operates across 1.6 V to 6.5 V supply range. Its primary role is system-level power integrity monitoring and fault detection in ADAS vision processors and telematics control units.
For engineers reviewing the TPS3852H18QDRBRQ1 datasheet, TPS3852H18QDRBRQ1 pinout, TPS3852H18QDRBRQ1 application, or TPS3852H18QDRBRQ1 equivalent, key selection criteria include its precision 3.168 V (±0.8%) undervoltage threshold, user-selectable or factory-set watchdog window boundaries (e.g., 680–1840 ms), open-drain RESET/WDO outputs, manual reset input, and watchdog disable via SET1 - all in an automotive-qualified 3 mm × 3 mm VSON package.
Technical Context
The TPS3852H18QDRBRQ1 implements a precision bandgap-based undervoltage comparator with 0.5% hysteresis and a state-machine-driven window watchdog that requires falling-edge pulses on WDI within dynamically evaluated time windows (tWDL/max to tWDU/min). Its CWD pin supports three configuration modes: floating or 10-kΩ pullup for factory-programmed timing, or external capacitor (100 pF–1 µF) for user-adjustable timeout.
RESET assertion occurs when VDD falls below VITN = 3.168 V (±0.8%), with tRST = 200 ms (±15%) delay before deassertion after recovery. WDO asserts independently upon watchdog violation only when RESET is high, enabling fault isolation without full system reset - critical for ISO 26262-compliant diagnostics in automotive vision ECUs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VITN Threshold | 3.168 V ±0.8% over –40°C to +125°C - ensures reliable reset before microcontroller VDD minimum tolerance is violated |
| Supply Range | 1.6 V to 6.5 V - supports direct monitoring of 1.8 V, 2.5 V, 3.3 V, and 5.0 V rails without external dividers |
| IDD | 10 µA typical - enables always-on supervision in low-power automotive modules with minimal battery drain |
| tRST | 200 ms ±15% - provides stable power-rail stabilization time before processor release from reset |
| Watchdog Window | Factory-set: tWDL = 800 ms / tWDU = 1600 ms (±15%) - defines precise pulse timing window for fault detection in safety-critical firmware |
| Hysteresis | 0.5% - prevents chatter during slow-rising/falling supply transitions in noisy automotive environments |
| Package | 8-pin VSON (DRB), 3.00 mm × 3.00 mm with wettable flanks - enables automated optical inspection (AOI) in high-reliability automotive PCB assembly |
Pinout & Package
TPS3852H18QDRBRQ1 is housed in an 8-pin VSON (DRB) package measuring 3.00 mm × 3.00 mm with exposed thermal pad connected internally to GND. Wettable flanks support solder-joint quality verification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply input | Monitored rail input; accepts 1.6–6.5 V; requires 0.1-µF bypass capacitor for noise immunity |
| GND | Ground reference | System ground return; thermal pad must be connected to large-area ground plane |
| MR | Manual reset input | Active-low asynchronous reset trigger; internally pulled up; asserts RESET for tRST after deassertion |
| RESET | Open-drain reset output | Drives low when VDD < VITN or MR asserted; remains low for tRST after recovery |
| WDI | Watchdog input | Falling-edge-triggered; pulse must fall within tWDL/tWDU window to prevent WDO assertion |
| WDO | Open-drain watchdog output | Asserts low only when watchdog fault occurs AND RESET is high - enables independent fault signaling |
| CWD | Watchdog timing configuration | Selects timing mode: floating/10-kΩ pullup → factory defaults; capacitor to GND → user-programmable |
| SET1 | Watchdog enable/disable | Low = watchdog disabled; WDI ignored; WDO high-Z; required for development or non-watchdog operation |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for –40°C to +125°C ambient operation - meets automotive powertrain and ADAS temperature requirements |
| Precision window watchdog | Independent WDO output allows diagnostic logging of watchdog faults without triggering full system reset |
| 0.8% VITN accuracy | Guarantees reset activation before SoC brownout thresholds are breached - critical for functional safety compliance |
| User-configurable timing | CWD pin supports both factory-programmed (±15% accuracy) and capacitor-programmable (77.4×C + 0.055 s) watchdog windows |
| Watchdog disable via SET1 | Enables safe development and debug without unintended resets - eliminates need for hardware jumpering |
Applications
| Automotive Vision Systems | ADAS Domain Controllers |
|---|---|
Use Scenario: Real-time image processing pipeline in forward-facing camera ECU with dual-core SoC and MIPI CSI-2 interface. IC Role / Device Role / Timing Role: Monitors 3.3 V I/O rail and 1.8 V core rail; asserts RESET if supply drops below 3.168 V; triggers WDO on missed firmware heartbeat. Use Value: Prevents corrupted frame capture or unsafe actuator commands by ensuring clean power-up and detecting software lockups before hazardous states occur. |
Use Scenario: Centralized sensor fusion unit integrating radar, lidar, and ultrasonic inputs with ASIL-B functional safety requirements. IC Role / Device Role / Timing Role: Provides independent watchdog supervision for safety monitor core; uses WDO to signal fault to ASIL-D safety controller while main processor continues diagnostics. Use Value: Enables layered fault detection architecture - WDO assertion initiates safety state transition without disrupting real-time sensor data flow. |
| Telematics Control Units | FPGA-Based Vehicle Gateways |
Use Scenario: LTE/V2X communication module requiring always-on cellular connectivity and secure boot validation. IC Role / Device Role / Timing Role: Supervises 5.0 V PMIC output and 3.3 V MCU supply; uses manual reset (MR) for remote firmware update coordination. Use Value: Guarantees deterministic reset sequencing during OTA updates - prevents partial flash writes or cryptographic key corruption. |
Use Scenario: High-bandwidth vehicle gateway aggregating CAN FD, Ethernet AVB, and LIN traffic with FPGA-based protocol translation. IC Role / Device Role / Timing Role: Monitors 1.2 V FPGA core rail and 3.3 V I/O bank; leverages ±15% accurate tRST to synchronize FPGA configuration load with processor readiness. Use Value: Eliminates race conditions between FPGA bitstream loading and ARM core initialization - ensures deterministic system boot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor with watchdog applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3851H18QDRBRQ1 | Lacks window watchdog; offers only standard timeout watchdog with single boundary | Suitable for non-safety-critical MCU supervision where fault discrimination is not required | Choose when lower BOM cost and simpler timing model outweigh need for window-based fault detection |
| MAX6373KA29D3+T | ±2.5% VIT accuracy; no programmable watchdog; fixed 200 ms reset timeout | Targeted at industrial PLCs and legacy automotive body electronics with relaxed accuracy needs | Consider only if 0.8% threshold accuracy and window watchdog functionality are not mandatory for the design |
Compared with TPS3851H18QDRBRQ1 and MAX6373KA29D3+T, the TPS3852H18QDRBRQ1 uniquely combines automotive-grade accuracy (0.8%), window watchdog discrimination, and flexible timing configuration - making it the sole option for ASIL-B/C diagnostic coverage in modern ADAS vision systems.
Availability
TPS3852H18QDRBRQ1 is available at Aetrix Electronics and suitable for automotive ADAS systems, telematics control units, and FPGA-based vehicle gateways requiring stable component supply with guaranteed long-term automotive lifecycle support.
Supply support for TPS3852H18QDRBRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with deep expertise in automotive-grade reliability and functional safety design.
The TPS3852-Q1 product line was developed specifically for ISO 26262-compliant automotive safety applications, delivering high-accuracy voltage monitoring and diagnostic-grade window watchdog functionality in compact, thermally robust packages.
FAQ
What is the exact undervoltage threshold voltage of the TPS3852H18QDRBRQ1?
The TPS3852H18QDRBRQ1 has a nominal undervoltage threshold (VITN) of 3.168 V, with guaranteed accuracy of ±0.8% over the full –40°C to +125°C operating temperature range. This value is factory-trimmed and verified per AEC-Q100 Grade 1 requirements, making it suitable for monitoring 3.3 V rails in automotive systems where tight tolerance is essential for functional safety compliance.
How does the TPS3852H18QDRBRQ1 implement window watchdog functionality?
The TPS3852H18QDRBRQ1 implements a true window watchdog by requiring falling-edge pulses on the WDI pin to occur strictly between two time boundaries: tWDL(max) and tWDU(min). If a pulse arrives too early (before tWDL) or too late (after tWDU), WDO asserts low. This dual-boundary detection distinguishes it from standard timeout watchdogs and enables detection of both software hang and runaway loop conditions - a key requirement for ASIL-B/C diagnostics.
Can the watchdog timer on the TPS3852H18QDRBRQ1 be disabled during development?
Yes, the watchdog timer on the TPS3852H18QDRBRQ1 can be fully disabled by grounding the SET1 pin. When SET1 = low, the watchdog circuit is inactive, WDI is ignored, and WDO enters high-impedance state. This allows safe firmware development and debugging without unintended resets, while maintaining full voltage supervision capability - eliminating the need for hardware modifications or jumper settings.
What package type and dimensions does the TPS3852H18QDRBRQ1 use?
The TPS3852H18QDRBRQ1 uses an 8-pin VSON (DRB) package measuring exactly 3.00 mm × 3.00 mm with 0.5 mm pitch. It features wettable flanks on all side pins and an exposed thermal pad internally connected to GND. This package supports automated optical inspection (AOI) and provides superior thermal performance (RθJB = 22.2°C/W) for under-hood automotive applications.
Does the TPS3852H18QDRBRQ1 support multiple monitored voltage rails?
No, the TPS3852H18QDRBRQ1 monitors only the VDD supply rail directly. However, its 1.6 V to 6.5 V operating range supports supervision of common rails including 1.8 V, 2.5 V, 3.3 V, and 5.0 V without external resistive dividers. For multi-rail systems, multiple TPS3852H18QDRBRQ1 devices or companion supervisors like TPS3850xx-Q1 series are required - each dedicated to one rail with independent reset timing.
TPS3852H18QDRBRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.8V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SON (3x3)
TPS3852H18QDRBRQ1 FAQ
1.How can I place an order for TPS3852H18QDRBRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3852H18QDRBRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3852H18QDRBRQ1 reliable?
The price and inventory of TPS3852H18QDRBRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3852H18QDRBRQ1 is usually 5 days.
3.What payment methods are accepted for TPS3852H18QDRBRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3852H18QDRBRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3852H18QDRBRQ1?
TPS3852H18QDRBRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3852H18QDRBRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3852H18QDRBRQ1?
For technical support, including TPS3852H18QDRBRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3852H18QDRBRQ1 requirements.
6.How does Aetrix verify that TPS3852H18QDRBRQ1 is sourced from the original manufacturer or authorized distributors?
All TPS3852H18QDRBRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3852H18QDRBRQ1 meets industry standards.
7.What is the process for return or replacement of TPS3852H18QDRBRQ1?
All TPS3852H18QDRBRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS3852H18QDRBRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3852H18QDRBRQ1 part is unused and in its original packaging.
Return procedure for TPS3852H18QDRBRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3852H18QDRBRQ1 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

