Texas Instruments TPS3852H33DRBT
- Part No.:
- TPS3852H33DRBT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
TPS3852H33DRBT.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SON
- Quantity:
- Payment:

- Shipping:

Inventory:421
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3852H33DRBT from Texas Instruments is a precision voltage supervisor IC with integrated window watchdog timer, designed for system-level power monitoring and fault detection in microcontroller-based systems. It delivers 0.8% undervoltage threshold accuracy over –40°C to +125°C, ±15% factory-programmed watchdog timing accuracy, 10 µA typical supply current, and operates across 1.6 V to 6.5 V VDD. It is used in safety-critical industrial control units where reliable reset assertion and precise fault-window detection are required.
For engineers reviewing the TPS3852H33DRBT datasheet, TPS3852H33DRBT pinout, TPS3852H33DRBT application, or TPS3852H33DRBT equivalent, key selection considerations include its 3.3-V nominal monitored rail support, programmable CWD timing interface, open-drain RESET/WDO outputs, manual reset (MR) input, and SET1 watchdog enable/disable control - all in an 8-pin VSON package.
Technical Context
The TPS3852H33DRBT implements a dual-path supervision architecture: one path monitors VDD against a precision 3.3-V undervoltage threshold (VITN = 3.168 V) with 0.5% hysteresis, while the second path executes a window watchdog function using either factory-programmed delays (e.g., tWDL = 800 ms typ, tWDU = 1600 ms typ) or user-adjustable capacitor-based timing. Its internal state machine evaluates CWD pin configuration at power-up to select timing mode.
RESET assertion is triggered when VDD falls below VITN and held low for tRST = 200 ms (typ), while WDO asserts independently only when WDI pulses fall outside the defined time window - enabling fault classification without full system reset. MR and SET1 inputs provide external control of reset initiation and watchdog enable/disable, respectively, with internal pull-ups eliminating need for external biasing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 1.6 V to 6.5 V - supports wide-input industrial and automotive rails without external regulation |
| VITN Accuracy | ±0.8% over –40°C to +125°C - ensures reliable reset before microcontroller minimum supply tolerance is violated |
| tRST Delay | 200 ms (typ), ±15% - provides stable power-rail stabilization time before processor release from reset |
| IDD Supply Current | 10 µA (typ) - enables ultra-low-power operation in battery-backed or energy-constrained systems |
| Watchdog Window | tWDL = 800 ms / tWDU = 1600 ms (factory default, SET1 = 1) - defines safe pulse interval for deterministic fault detection |
| Hysteresis | 0.5% - prevents oscillatory reset behavior during slow-rising or noisy supply transitions |
| Output Type | Open-drain RESET and WDO - allows flexible pull-up to any compatible voltage rail (e.g., 1.8 V, 3.3 V, 5 V) |
Pinout & Package
TPS3852H33DRBT is housed in a 3.00 mm × 3.00 mm, 8-pin VSON (DRB) package with exposed thermal pad connected internally to GND. The package supports high-density PCB layouts and efficient thermal dissipation via soldered thermal pad to ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Supply input | Primary power rail input; requires 0.1-µF bypass capacitor for noise immunity |
| CWD (Pin 2) | Watchdog timing configuration | Selects watchdog mode: floating/10-kΩ pull-up → factory timing; capacitor-to-GND → user-programmable timing |
| MR (Pin 3) | Manual reset input | Active-low asynchronous reset trigger; internally pulled up - no external resistor needed |
| GND (Pin 4) | Ground reference | System ground connection; thermal pad must be soldered to large-area GND plane |
| SET1 (Pin 5) | Watchdog enable/disable control | Logic low disables watchdog; WDI ignored and WDO enters high-Z state |
| WDI (Pin 6) | Watchdog input | Falling-edge-triggered; pulse must occur within tWDL–tWDU window to prevent WDO assertion |
| WDO (Pin 7) | Window watchdog output | Open-drain fault indicator; asserts low only when WDI violates timing window and RESET is high |
| RESET (Pin 8) | Reset output | Open-drain system reset signal; asserts low on VDD undervoltage or MR activation, held for tRST |
Key Features
| Feature | Design Value |
|---|---|
| Precision undervoltage monitoring | 0.8% VITN accuracy over full temperature range ensures robust reset margin for 3.3-V systems |
| Factory-programmed watchdog timing | ±15% accurate tWDL/tWDU defaults eliminate external timing components and reduce BOM count |
| User-programmable watchdog window | Capacitor-connected CWD pin enables adjustable tWDU from 62.7 ms to 77.5 s - supports diverse firmware cycle times |
| Dual independent outputs | Separate open-drain RESET and WDO allow fault isolation: WDO signals watchdog violation without forcing system reset |
| Low-power operation | 10 µA typical IDD enables continuous supervision in always-on subsystems without significant battery drain |
Applications
| Industrial Control PLC | Patient Monitoring Equipment |
|---|---|
Use Scenario: Continuous operation of programmable logic controllers in factory automation environments with variable ambient temperatures and EMI exposure. IC Role / Device Role / Timing Role: Voltage supervisor and window watchdog for ARM Cortex-M7-based controller; monitors 3.3-V I/O rail and validates firmware heartbeat timing. Use Value: Prevents silent firmware lockup by detecting out-of-window WDI pulses, while 0.8% VITN accuracy avoids false resets during brownout conditions. |
Use Scenario: Life-critical medical devices requiring IEC 62304 compliance and fail-safe power sequencing during battery-to-AC switchover. IC Role / Device Role / Timing Role: Primary system supervisor for FPGA-configured signal processing unit; asserts RESET on 3.3-V rail collapse and flags timing faults via WDO. Use Value: Dual-output architecture enables diagnostic logging of watchdog violations separately from power-fail events - supporting traceability for regulatory audits. |
| Telematics Control Unit | FPGA Configuration Manager |
Use Scenario: Automotive-grade TCUs operating across –40°C to +125°C with CAN FD communication and OTA update capability. IC Role / Device Role / Timing Role: Supervises 3.3-V domain powering MCU and transceivers; uses MR input to initiate controlled reboot during firmware update rollback. Use Value: SET1-controlled watchdog disable allows safe development-mode testing without spurious WDO assertions during debug sessions. |
Use Scenario: High-reliability FPGA-based data acquisition systems where configuration bitstream corruption must be detected before initialization completes. IC Role / Device Role / Timing Role: Monitors 3.3-V configuration rail and validates startup handshake timing between FPGA and microcontroller boot loader. Use Value: 200-ms tRST delay ensures stable VDD before FPGA configuration begins; ±15% watchdog timing eliminates need for calibration during production test. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervision and watchdog applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3851H33DRBT | Lacks window watchdog; provides only basic reset with same 0.8% VITN accuracy and 200-ms tRST | Suitable for non-safety-critical systems where fault classification via timing window is unnecessary | Select when watchdog functionality adds complexity without benefit - reduces cost and simplifies layout |
| MAX6373KA33+T | Fixed 3.08-V threshold (±1.5% acc.), no programmable watchdog; 12-µA IDD; SO-8 package | Targeted at cost-sensitive consumer electronics with less stringent timing or accuracy requirements | Choose for legacy designs needing pin-compatible SO-8 replacement - but verify 3.08-V vs. 3.168-V threshold impact on system margin |
Compared with TPS3852H33DRBT, TPS3851H33DRBT removes watchdog intelligence for simpler reset-only use, while MAX6373KA33+T trades accuracy, programmability, and package size for lower unit cost - making each alternative viable only when those specific trade-offs align with design constraints.
Availability
TPS3852H33DRBT is available at Aetrix Electronics and suitable for industrial control systems, patient monitoring equipment, telematics control units, and FPGA-based embedded platforms requiring stable component supply with guaranteed long-term manufacturability.
Supply support for TPS3852H33DRBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with decades of leadership in power management and precision analog ICs.
The TPS385x family was developed to address increasing demand for high-accuracy, low-power supervision in safety-critical industrial and medical systems - combining precision voltage monitoring with intelligent window watchdog functionality in compact packages.
FAQ
What is the exact undervoltage threshold voltage (VITN) for TPS3852H33DRBT?
The TPS3852H33DRBT has a nominal undervoltage threshold of 3.168 V, corresponding to a 3.3-V rail with –4% tolerance. This value is factory-trimmed to ±0.8% accuracy over –40°C to +125°C, ensuring consistent reset behavior across temperature and process variation. The device achieves this precision using laser-trimmed internal resistors and a bandgap reference, not external components.
How does the CWD pin configure watchdog timing on TPS3852H33DRBT?
The CWD pin on TPS3852H33DRBT selects watchdog timing mode at power-up: left unconnected or pulled to VDD via 10-kΩ resistor enables factory-programmed tWDL/tWDU (e.g., 800 ms / 1600 ms); connection to ground via capacitor enables user-adjustable timing per tWDU(typ) = 77.4 × CCWD(µF) + 0.055 s. The internal state machine evaluates CWD within 381 µs after VDD exceeds VPOR.
Can TPS3852H33DRBT monitor a 3.3-V rail while powered from a different supply voltage?
Yes - TPS3852H33DRBT monitors its own VDD pin, so it directly supervises the rail it is powered from. To supervise a separate 3.3-V rail, connect that rail to VDD. Its 1.6 V to 6.5 V VDD range accommodates direct connection to 3.3-V supplies. For monitoring auxiliary rails (e.g., 1.8-V or 5-V), use dedicated variants like TPS3852G18 or TPS3852G50 - the 'H33' suffix denotes 3.3-V nominal threshold.
What happens to WDO when RESET is asserted on TPS3852H33DRBT?
When RESET is asserted (low), WDO enters a high-impedance state regardless of WDI activity - this is defined in the functional modes table. WDO only actively drives low when RESET is high *and* a WDI pulse violates the tWDL–tWDU window. This separation prevents conflicting signals during power faults and enables independent fault reporting paths.
Is the thermal pad of TPS3852H33DRBT electrically connected, and how must it be handled?
Yes - the thermal pad of TPS3852H33DRBT is internally connected to GND. It must be soldered to a large-area PCB ground plane to ensure proper thermal performance (RθJB = 25.8°C/W) and electrical stability. Leaving the pad unconnected degrades thermal resistance by >2× and may cause junction temperature exceedance under sustained load, violating recommended operating conditions.
TPS3852H33DRBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.3V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SON (3x3)
TPS3852H33DRBT FAQ
1.How can I place an order for TPS3852H33DRBT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3852H33DRBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3852H33DRBT reliable?
The price and inventory of TPS3852H33DRBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3852H33DRBT is usually 5 days.
3.What payment methods are accepted for TPS3852H33DRBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3852H33DRBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3852H33DRBT?
TPS3852H33DRBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3852H33DRBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3852H33DRBT?
For technical support, including TPS3852H33DRBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3852H33DRBT requirements.
6.How does Aetrix verify that TPS3852H33DRBT is sourced from the original manufacturer or authorized distributors?
All TPS3852H33DRBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3852H33DRBT meets industry standards.
7.What is the process for return or replacement of TPS3852H33DRBT?
All TPS3852H33DRBT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3852H33DRBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3852H33DRBT part is unused and in its original packaging.
Return procedure for TPS3852H33DRBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3852H33DRBT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

