Texas Instruments TPS386596L33DGKR
- Part No.:
- TPS386596L33DGKR
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TPS386596L33DGKR.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 8VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,457
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS386596L33DGKR from Texas Instruments is a quad-channel voltage supervisor IC that monitors four independent power rails-including one fixed 3.3-V rail (SENSE1) and three adjustable rails (SENSE2–4) down to 0.4 V-and asserts an open-drain active-low RESET signal when any monitored voltage drops below its threshold. It features 0.25% typical threshold accuracy, 50-ms fixed reset delay, and 7 µA typical quiescent current, enabling reliable power sequencing in FPGA, DSP, and multi-rail embedded systems.
For engineers reviewing the TPS386596L33DGKR datasheet, TPS386596L33DGKR pinout, TPS386596L33DGKR application, or TPS386596L33DGKR equivalent, key selection considerations include its 8-pin VSSOP package, manual reset (MR) input with internal 100-kΩ pullup, SENSE pin hysteresis behavior across temperature, and compatibility with DC-DC/LDO enable control and processor reset assertion.
Technical Context
The TPS386596L33DGKR implements four independent undervoltage comparators: SENSE1 uses an internal 2.90-V reference for direct 3.3-V rail monitoring, while SENSE2–4 accept externally resistor-divided inputs with trip points ≥0.4 V. All comparators feature 0.25% typical threshold accuracy and built-in hysteresis (25–72 mV for SENSE1; 3.5–10 mV for SENSE2–4) to prevent chatter during slow voltage transitions.
RESET assertion follows a logical OR of any SENSEn undervoltage event or MR low signal; deassertion requires all SENSEn > VITn and MR high, followed by a fixed 50-ms delay. The open-drain RESET output supports interface-level flexibility via external pullup (6.5 kΩ–10 MΩ), and operates over VDD = 1.8–6.5 V with guaranteed functionality above 0.9 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage (VDD) | 1.8 V to 6.5 V - Enables operation across LDO, DC-DC, and battery-backed rails without level-shifting. |
| SENSE1 Threshold | 2.90 V (typ), ±0.03 V (max) - Fixed detection point for 3.3-V nominal supply with 0.25% accuracy ensures precise brownout response. |
| SENSE2–4 Threshold | 0.4 V minimum, adjustable via resistor divider - Supports monitoring of sub-1-V FPGA core, memory, and I/O rails. |
| Quiescent Current | 7 µA (typ) at 3.3 V - Enables always-on supervision in low-power industrial and portable applications. |
| RESET Delay Time | 50 ms (typ), 30–70 ms (min–max) - Guarantees stable post-power-up reset hold time for processors and FPGAs. |
| MR Input Logic | Active-low with 100-kΩ internal pullup to VDD - Simplifies system-level reset initiation without external components. |
| Output Type | Open-drain RESET - Allows wired-OR configuration and interface voltage translation up to 6.5 V via external pullup. |
Pinout & Package
TPS386596L33DGKR is housed in an 8-pin VSSOP (DGK) package measuring 5.00 mm × 3.00 mm, optimized for space-constrained PCB layouts in server, telecom, and industrial control applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SENSE4 (Pin 1) | Adjustable voltage monitor input | Detects undervoltage on fourth rail (≥0.4 V); hysteresis = 3.5–10 mV prevents false triggers during noise or ripple. |
| SENSE3 (Pin 2) | Adjustable voltage monitor input | Detects undervoltage on third rail (≥0.4 V); compatible with 1% resistor dividers for ±1% rail tolerance compliance. |
| SENSE2 (Pin 3) | Adjustable voltage monitor input | Detects undervoltage on second rail (≥0.4 V); supports dynamic threshold setting for multi-voltage FPGA I/O banks. |
| SENSE1 (Pin 4) | Fixed 3.3-V rail monitor input | Directly monitors 3.3-V supply without external resistors; trip point = 2.90 V ensures 3% headroom before brownout. |
| VDD (Pin 8) | Power supply input | Accepts 1.8–6.5 V; requires 0.1-µF ceramic decoupling capacitor placed adjacent to pin for stable internal reference operation. |
| MR (Pin 7) | Manual reset input | Active-low signal with 50-ns deglitching and internal 100-kΩ pullup; enables system-initiated reset independent of rail status. |
| RESET (Pin 6) | Open-drain reset output | Asserts low when any SENSEn < VITn or MR = L; deasserts after 50-ms delay; requires external pullup to target logic voltage. |
| GND (Pin 5) | Ground reference | Common return path for all internal comparators and output driver; must be connected to low-impedance system ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Four independent voltage monitors | Enables simultaneous supervision of CPU core, I/O, memory, and auxiliary rails in single-chip solution-reducing BOM count vs discrete supervisors. |
| 0.25% typical threshold accuracy | Ensures tight margin control for safety-critical applications like server power management where 10-mV drift could trigger spurious resets. |
| 50-ms fixed RESET delay | Eliminates need for external timing components and guarantees consistent reset hold time across temperature (-40°C to 125°C). |
| 7 µA typical quiescent current | Supports always-on monitoring in battery-backed systems (e.g., industrial PLCs) without compromising standby runtime. |
| 8-pin VSSOP package | Reduces PCB area by >40% versus SOIC-8 alternatives while maintaining hand-solderability and automated assembly compatibility. |
Applications
| FPGA Power Sequencing | DSP/MCU System Reset |
|---|---|
Use Scenario: Monitoring 1.2-V core, 1.8-V I/O, 3.3-V peripheral, and 0.85-V auxiliary rails in Xilinx Kintex-7-based industrial controller. IC Role / Device Role / Timing Role: Quad supervisor asserting RESET until all four rails stabilize within ±3% tolerance, then holding reset for 50 ms before release. Use Value: Prevents FPGA configuration failure due to out-of-spec rail sequencing; eliminates need for four separate reset ICs. |
Use Scenario: Providing coordinated reset to TI C66x DSP, MSP430 sub-CPU, and dual LDOs in telecom baseband module. IC Role / Device Role / Timing Role: Detecting undervoltage on main 5-V DC-DC, 3.3-V LDO, 1.8-V memory, and 1.2-V DSP core supplies. Use Value: Ensures deterministic boot sequence across heterogeneous processors; MR pin allows watchdog-triggered recovery. |
| Server Board Management | Industrial Embedded Controller |
Use Scenario: Supervising 12-V backplane, 5-V PCIe, 3.3-V management ASIC, and 1.0-V DDR4 termination rails in 1U rack server. IC Role / Device Role / Timing Role: Generating unified RESET signal to BMC, CPU, and storage controllers upon any rail fault. Use Value: Reduces board-level reset complexity; hysteresis prevents oscillation during transient load steps on shared power planes. |
Use Scenario: Monitoring 24-V DC input, 5-V logic, 3.3-V MCU, and 1.2-V sensor interface in DIN-rail mounted PLC. IC Role / Device Role / Timing Role: Asserting hardware reset to ARM Cortex-M7 MCU when 3.3-V rail sags below 2.9 V during ESD event. Use Value: Improves system robustness against electrical fast transients; low 7-µA IQ extends battery backup duration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6812HEUT+T | Triple supervisor (not quad); fixed 3.3-V, 5-V, and adjustable thresholds; 200-ms reset delay; 10-µA IQ | Lacks fourth channel; longer delay limits use in fast-boot FPGA systems; higher IQ reduces battery life | Select only if third rail suffices and 200-ms hold time aligns with processor requirements. |
| ADM1266ACPZ-RL7 | 12-channel PMBus-configurable supervisor; 1.2-V min threshold; 100-µA IQ; 4-mm × 4-mm LFCSP | Requires firmware configuration; higher cost and complexity; not pin-compatible; targets high-end server management | Choose for programmable sequencing in datacenter equipment-not for drop-in replacement in cost-sensitive industrial designs. |
Compared with MAX6812HEUT+T and ADM1266ACPZ-RL7, the TPS386596L33DGKR delivers exact quad-channel supervision with minimal external components, industry-leading 0.25% threshold accuracy, and ultra-low 7-µA quiescent current-making it optimal for space- and power-constrained FPGA, DSP, and industrial embedded applications requiring deterministic reset timing.
Availability
TPS386596L33DGKR is available at Aetrix Electronics and suitable for FPGA power sequencing, DSP/MCU system reset, server board management, and industrial embedded controller applications requiring stable component supply and long-term lifecycle support.
Supply support for TPS386596L33DGKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of experience in high-reliability industrial and computing solutions.
The TPS386596 family was designed specifically for multi-rail power supervision in FPGA, ASIC, and microcontroller-based systems-delivering precision voltage monitoring, manual reset capability, and compact packaging for demanding embedded applications.
FAQ
What is the function of the MR pin on the TPS386596L33DGKR?
The MR (Manual Reset) pin on the TPS386596L33DGKR is an active-low input that forces the RESET output low regardless of SENSE pin voltages. It features an internal 100-kΩ pullup to VDD and 50-ns deglitching. When pulled low, it immediately asserts RESET; after release, RESET deasserts only after all SENSE inputs exceed their thresholds and a fixed 50-ms delay elapses. This enables system-level reset initiation by processors, watchdog timers, or front-panel buttons.
Can the TPS386596L33DGKR monitor voltages below 1.0 V?
Yes, the TPS386596L33DGKR can monitor voltages as low as 0.4 V on SENSE2, SENSE3, and SENSE4 pins using external resistor dividers. SENSE1 is fixed at 2.90 V for 3.3-V rails. For example, a 1.0-V rail can be scaled to 0.4 V using a 1.5:1 resistor ratio (e.g., 150 kΩ top, 100 kΩ bottom). The device maintains 0.25% typical threshold accuracy and 3.5–10 mV hysteresis across the full –40°C to 125°C range, ensuring reliable low-voltage supervision.
What is the recommended pullup resistor value for the RESET output of the TPS386596L33DGKR?
The RESET output of the TPS386596L33DGKR is open-drain and requires an external pullup resistor. Texas Instruments recommends values between 6.5 kΩ and 10 MΩ, with 100 kΩ commonly used to ensure VOL ≤ 0.4 V at 1 mA sink current. The pullup may connect to any voltage rail up to 6.5 V-enabling interface with 1.8-V, 3.3-V, or 5-V logic families. Smaller resistors improve noise immunity but increase static current; larger resistors reduce power but slow rise time.
Does the TPS386596L33DGKR require external components for SENSE1 monitoring?
No, the TPS386596L33DGKR requires no external components to monitor a 3.3-V nominal supply on SENSE1. Its internal 2.90-V threshold is factory-trimmed to 0.25% typical accuracy, allowing direct connection of the 3.3-V rail to Pin 4. A 1-nF to 10-nF bypass capacitor to GND is recommended at SENSE1 to suppress noise and layout-induced transients, but no resistor divider or reference circuitry is needed-unlike SENSE2–4, which require external dividers for adjustable thresholds.
How does temperature affect the voltage thresholds of the TPS386596L33DGKR?
The TPS386596L33DGKR maintains stable voltage thresholds across temperature: SENSE1 varies by ±12 mV (2.888–2.912 V) from –40°C to 125°C, while SENSE2–4 vary by ±2.5 mV (0.3975–0.4025 V) over the same range. Hysteresis also remains tightly controlled-25–72 mV for SENSE1 and 3.5–10 mV for SENSE2–4. These specifications are validated in the datasheet's typical characteristics plots (Figures 5–8), confirming suitability for automotive under-hood and industrial environments where thermal stability is critical.
TPS386596L33DGKR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 2.9V, Adj, Adj, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 30ms Minimum
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSSOP
TPS386596L33DGKR FAQ
1.How can I place an order for TPS386596L33DGKR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS386596L33DGKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS386596L33DGKR reliable?
The price and inventory of TPS386596L33DGKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS386596L33DGKR is usually 5 days.
3.What payment methods are accepted for TPS386596L33DGKR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS386596L33DGKR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS386596L33DGKR?
TPS386596L33DGKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS386596L33DGKR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS386596L33DGKR?
For technical support, including TPS386596L33DGKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS386596L33DGKR requirements.
6.How does Aetrix verify that TPS386596L33DGKR is sourced from the original manufacturer or authorized distributors?
All TPS386596L33DGKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS386596L33DGKR meets industry standards.
7.What is the process for return or replacement of TPS386596L33DGKR?
All TPS386596L33DGKR units undergo pre-shipment inspection (PSI). If there is an issue with TPS386596L33DGKR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS386596L33DGKR part is unused and in its original packaging.
Return procedure for TPS386596L33DGKR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS386596L33DGKR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
