My Inquiry
My Account
Texas Instruments TPS389018DSER
- Part No.:
- TPS389018DSER
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WFDFN
- Datasheet:
-
TPS389018DSER.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:
- Shipping:
Inventory:1,553
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS389018DSER from Texas Instruments is a precision voltage supervisor IC designed to monitor 1.8 V power rails in microcontroller and processor systems. It features 1% threshold accuracy (VITN = 1.73 V, VITP = 1.740 V), programmable reset delay (40 μs to 30 s via external CT capacitor), ultra-low quiescent current (2.1 μA typical), and open-drain RESET output. It is used in battery-powered Delfino™ microprocessor applications requiring reliable power-on reset and brownout detection.
For engineers reviewing the TPS389018DSER datasheet, TPS389018DSER pinout, TPS389018DSER application, or TPS389018DSER equivalent, key selection considerations include its fixed 1.8 V monitoring threshold, –40°C to +125°C operating range, WSON-6 package footprint, and compatibility with low-leakage ceramic timing capacitors for precise delay tuning.
Technical Context
The TPS389018DSER implements a precision bandgap-based voltage reference and comparator with built-in hysteresis (0.325–0.825%) to ensure stable RESET assertion/deassertion during rail transients. Its CT pin uses a 1.15 µA internal current source charging a user-supplied capacitor to generate a highly predictable delay time governed by tPD(r) = CCT × 1.07 + 25 µs.
It operates across 1.5 V to 5.5 V supply (VDD), monitors SENSE inputs up to 5.5 V independent of VDD, supports manual reset via MR input with 100 ns glitch immunity, and asserts an open-drain RESET signal that remains low for the full delay period after both SENSE > VITP and MR = high.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Threshold Voltage | VITN = 1.73 V, VITP = 1.740 V - precisely tracks 1.8 V rail with ±1% accuracy over –40°C to +125°C |
| Quiescent Current | 2.1 µA typical - enables multi-year battery life in always-on supervisory applications |
| Reset Delay Range | 40 µs to 30 s - set externally via CT capacitor; supports startup timing for C2000™ Delfino MCUs (≥1 ms required) |
| Operating Temperature | –40°C to +125°C - qualified for automotive and industrial embedded environments |
| Supply Voltage Range | VDD = 1.5 V to 5.5 V - allows use with diverse host system supplies while monitoring 1.8 V rail |
| SENSE Input Range | 0 V to 5.5 V - enables direct monitoring of 1.8 V rail without level-shifting or resistor divider |
| Output Type | Open-drain RESET - supports flexible pull-up to any voltage ≤5.5 V, including I/O domain rails |
Pinout & Package
TPS389018DSER is housed in a 1.5-mm × 1.5-mm, 6-pin WSON (DSE) package with wettable flanks, optimized for space-constrained PCB layouts and automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: SENSE | Monitor input | Direct connection to 1.8 V rail; asserts RESET when voltage falls below 1.73 V |
| 2: GND | Ground reference | System ground return for internal reference and comparator; must be low-impedance |
| 3: MR | Manual reset input | Active-low logic input; driving MR low forces immediate RESET assertion regardless of SENSE |
| 4: VDD | Power supply | Device bias supply (1.5–5.5 V); decoupling with 0.1 µF ceramic capacitor required |
| 5: CT | Delay timing control | Connects to external capacitor (e.g., 1.5 nF for ≥1 ms delay); internal 1.15 µA current source sets tPD(r) |
| 6: RESET | Open-drain output | Asserted low during fault or MR event; deasserts after delay; requires external pullup (10 kΩ–1 MΩ) |
Key Features
| Feature | Design Value |
|---|---|
| Precision 1% threshold accuracy | Guarantees reliable 1.8 V rail monitoring across temperature without calibration or trimming |
| User-adjustable reset delay | Enables exact match to MCU startup timing requirements (e.g., ≥1 ms for TMS320F2833x) |
| Ultra-low 2.1 µA quiescent current | Minimizes standby power draw in battery-backed or energy-harvesting systems |
| Independent SENSE input range (0–5.5 V) | Eliminates need for external resistor divider when monitoring 1.8 V rail directly |
| High noise immunity | 9 µs SENSE glitch immunity and built-in hysteresis prevent false resets from rail transients |
Applications
| Microcontroller Power Sequencing | FPGA/ASIC Core Voltage Monitoring |
|---|---|
|
Use Scenario: Ensuring clean power-up of TI C2000™ Delfino™ microcontrollers (e.g., TMS320F2833x) operating at 1.8 V core voltage. IC Role / Device Role / Timing Role: Monitors VCORE rail and holds XRS reset line low until voltage stabilizes above 1.73 V and delay expires. Use Value: Guarantees ≥1 ms reset pulse duration via 1.5 nF CT capacitor, satisfying Delfino startup timing spec and preventing illegal state entry. |
Use Scenario: Supervising 1.8 V I/O or auxiliary supply in Xilinx Spartan-7 or Intel MAX 10 FPGA systems. IC Role / Device Role / Timing Role: Provides fail-safe reset initiation on undervoltage, with MR pin enabling system-level reset coordination. Use Value: Open-drain RESET output allows shared reset bus across multiple FPGAs; 1% accuracy prevents premature release under load-induced droop. |
| Battery-Powered Edge Devices | Industrial Motor Control Boards |
|
Use Scenario: Long-life remote sensor nodes powered by coin cells or Li-SOCl₂ batteries with 1.8 V logic rails. IC Role / Device Role / Timing Role: Low-quiescent-current supervisor detecting end-of-life battery sag below 1.73 V before data corruption occurs. Use Value: 2.1 µA IDD extends usable battery life beyond 10 years; wide temperature range ensures operation in outdoor enclosures. |
Use Scenario: Monitoring isolated 1.8 V gate driver or encoder interface supplies in servo drives and PLC modules. IC Role / Device Role / Timing Role: Detects rail collapse during EMI events or short-circuit faults and triggers safe shutdown via MR-linked logic. Use Value: 125°C junction rating and 100 ns MR glitch immunity maintain reliability in thermally stressed motor control cabinets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS389012DSER | Fixed 1.2 V threshold (VITN = 1.15 V); identical package, timing, and quiescent current | Designed for 1.2 V core rails (e.g., ARM Cortex-M0+), not 1.8 V systems | Select only if monitoring 1.2 V supply; mismatched threshold causes premature or failed reset assertion on 1.8 V rail |
| TPS389015DSER | Fixed 1.5 V threshold (VITN = 1.44 V); same architecture, accuracy, and delay capability | Targeted at 1.5 V I/O or memory rails; insufficient margin for 1.8 V nominal operation | Not suitable for 1.8 V supervision: 1.44 V threshold provides only 0.36 V dropout headroom vs. required 0.07 V (1.8 − 1.73) |
Compared with TPS389012DSER and TPS389015DSER, the TPS389018DSER uniquely matches the 1.8 V rail's 1.73 V trip point with 1% accuracy-ensuring optimal noise margin and avoiding false resets or delayed recovery seen with lower-threshold alternatives.
Availability
TPS389018DSER is available at Aetrix Electronics and suitable for microcontroller power sequencing, FPGA core voltage monitoring, battery-powered edge devices, industrial motor control boards, and solid-state drive power management requiring stable component supply and long-term lifecycle support.
Supply support for TPS389018DSER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in power management, signal chain, and real-time control technologies.
The TPS3890 family is engineered for high-accuracy, ultra-low-power voltage supervision in space- and energy-constrained applications-including automotive ECUs, industrial PLCs, and portable computing platforms-where reliable power-on-reset and brownout detection are critical.
FAQ
What is the exact threshold voltage specification for TPS389018DSER?
The TPS389018DSER has a negative threshold voltage (VITN) of 1.73 V and a positive threshold voltage (VITP) of 1.740 V, with guaranteed ±1% accuracy over –40°C to +125°C. These values are factory-trimmed and specified in the device comparison table of the SLVSD65A datasheet; they enable precise supervision of nominal 1.8 V rails with 70 mV dropout margin.
How is the reset delay time configured on TPS389018DSER?
The reset delay time on TPS389018DSER is set by connecting an external capacitor between the CT pin and GND. The delay follows tPD(r) = CCT × 1.07 + 25 µs, using a nominal 1.15 µA internal current source. For example, a 1.5 nF capacitor yields ≥1 ms delay-meeting the startup timing requirement of TI's TMS320F2833x Delfino microcontrollers.
Does TPS389018DSER require a resistor divider to monitor a 1.8 V rail?
No, TPS389018DSER does not require a resistor divider to monitor a 1.8 V rail. Its SENSE pin accepts 0 V to 5.5 V directly, and the device is factory-configured for 1.8 V supervision (VITN = 1.73 V). This eliminates external components, reduces board area, and avoids divider-induced errors or leakage effects-unlike adjustable variants such as TPS389001.
What is the operating temperature range and package type of TPS389018DSER?
The TPS389018DSER is rated for operation from –40°C to +125°C (junction temperature) and is packaged in a 1.5-mm × 1.5-mm, 6-pin WSON (DSE) package with wettable flanks. This compact, thermally efficient package supports high-density layouts and automated optical inspection in automotive and industrial applications.
Can TPS389018DSER's RESET output interface with 3.3 V or 5 V logic systems?
Yes, TPS389018DSER's open-drain RESET output can interface with 3.3 V or 5 V logic systems. The RESET pin is voltage-agnostic: it sinks current when asserted and floats when deasserted, allowing an external pullup resistor to any supply rail ≤5.5 V. This enables direct connection to 3.3 V microcontroller reset inputs or 5 V FPGA configuration buses without level shifters.
TPS389018DSER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.8V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TPS389018DSER FAQ
1.How can I place an order for TPS389018DSER through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS389018DSER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS389018DSER reliable?
The price and inventory of TPS389018DSER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS389018DSER is usually 5 days.
3.What payment methods are accepted for TPS389018DSER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS389018DSER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS389018DSER?
TPS389018DSER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS389018DSER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS389018DSER?
For technical support, including TPS389018DSER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS389018DSER requirements.
6.How does Aetrix verify that TPS389018DSER is sourced from the original manufacturer or authorized distributors?
All TPS389018DSER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS389018DSER meets industry standards.
7.What is the process for return or replacement of TPS389018DSER?
All TPS389018DSER units undergo pre-shipment inspection (PSI). If there is an issue with TPS389018DSER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS389018DSER part is unused and in its original packaging.
Return procedure for TPS389018DSER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS389018DSER Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
