Texas Instruments TPS389033DSER
- Part No.:
- TPS389033DSER
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WFDFN
- Datasheet:
-
TPS389033DSER.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,170
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS389033DSER from Texas Instruments is a precision voltage supervisor IC designed to monitor 3.3-V system rails and assert an open-drain RESET signal when the SENSE input falls below 3.17 V (VITN) or the MR pin is driven low. It delivers 1% threshold accuracy over –40°C to +125°C, 2.1 µA quiescent current, and user-programmable reset delay from 40 µs to 30 s via external CT capacitor - enabling reliable power-on reset in microcontroller, FPGA, and SSD applications.
For engineers reviewing the TPS389033DSER datasheet, TPS389033DSER pinout, TPS389033DSER application, or TPS389033DSER equivalent, key selection criteria include its fixed 3.3-V monitoring threshold, WSON-6 package footprint, open-drain RESET compatibility with 5.5-V pullup rails, and guaranteed glitch immunity up to 20 µs at 10% overdrive - critical for noise-prone industrial and automotive power-rail supervision.
Technical Context
The TPS389033DSER implements a precision bandgap reference and comparator with built-in hysteresis (0.325–0.825%) to ensure clean, bounce-free RESET assertion/deassertion. Its CT pin uses a 1.15 µA precision current source charging a user-supplied capacitor to set the rising-edge reset delay time, with internal 1.23-V comparator threshold and 200-Ω pulldown resistor for discharge.
Operation is governed by dual thresholds: VITN = 3.17 V (negative trip) and VITP = 3.189 V (positive release), yielding 0.575% typical hysteresis. The SENSE input accepts voltages up to 5.5 V independent of VDD (1.5–5.5 V), and MR supports logic-level reset initiation with 100 ns glitch immunity - enabling robust multi-rail coordination without additional timing components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Threshold Voltage | 3.17 V (VITN), 3.189 V (VITP); enables precise 3.3-V rail monitoring with 1% max error across temperature |
| Quiescent Current | 2.1 µA typical at 3.3 V; supports >10-year battery life in always-on IoT and portable systems |
| Reset Delay Range | 40 µs to 30 s via CT capacitor; accommodates fast microcontroller startup or long FPGA configuration times |
| Operating Temperature | –40°C to +125°C junction; qualified for under-hood automotive and industrial control environments |
| Package | 1.5 mm × 1.5 mm WSON-6; provides 26% smaller footprint than SOT-23-6 for space-constrained PCBs |
| Output Type | Open-drain RESET; allows level-shifting pullup to 5.5 V independent of VDD, simplifying mixed-voltage designs |
| Hysteresis | 0.575% typical (18.6 mV); prevents chatter during slow-rising/falling supply transitions |
Pinout & Package
TPS389033DSER is housed in a 1.5-mm × 1.5-mm, 6-pin WSON package with wettable flanks for automated optical inspection. Thermal resistance RθJA is 321.3°C/W, supporting operation without heatsinking in ambient temperatures up to +85°C at full load.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: SENSE | Monitor input | Connects directly to 3.3-V rail; asserts RESET when voltage drops below 3.17 V; accepts 0–5.5 V regardless of VDD |
| 2: GND | Ground reference | Low-impedance return path for internal reference and comparator; must be tied to system ground plane |
| 3: MR | Manual reset input | Active-low asynchronous reset trigger; 100 ns glitch immunity; requires 0.25×VDD max low threshold |
| 4: VDD | Supply input | 1.5–5.5 V operating range; decoupling with 0.1-µF ceramic capacitor required per layout guidelines |
| 5: CT | Delay timing terminal | Connects to ground-referenced capacitor; sets RESET deassertion delay via 1.15 µA charge current and 1.23 V threshold |
| 6: RESET | Open-drain output | Drives low during fault or MR assertion; high-impedance otherwise; requires external pullup (10 kΩ–1 MΩ) |
Key Features
| Feature | Design Value |
|---|---|
| Precision 3.3-V supervision | Factory-trimmed 3.17 V (VITN) threshold with ±1% max error over –40°C to +125°C ensures compliance with 3.3-V I/O tolerance specs |
| User-adjustable reset delay | CT pin enables delay tuning from 40 µs to 30 s using standard ceramic capacitors (0–22 µF), eliminating need for discrete RC networks |
| Ultra-low power consumption | 2.1 µA typical supply current at 3.3 V enables integration into energy-harvesting and coin-cell-powered systems without compromising battery life |
| High-noise immunity | SENSE pin offers 20 µs glitch rejection at 10% overdrive; combined with 0.575% hysteresis, prevents false resets in EMI-heavy motor drives |
| Flexible interface compatibility | Open-drain RESET supports pullup to any voltage ≤5.5 V, allowing direct interfacing with 1.8-V, 3.3-V, or 5-V logic families without level shifters |
Applications
| Microcontroller Power-Up Sequencing | FPGA Configuration Monitoring |
|---|---|
|
Use Scenario: Ensures C2000 Delfino™ MCU receives stable 3.3-V I/O supply before releasing XRS reset line after power-up. IC Role / Device Role / Timing Role: Supervises VCORE/VI/O rail and holds RESET asserted until voltage exceeds 3.189 V and delay expires. Use Value: Guarantees ≥1 ms reset hold time via CT capacitor, satisfying TMS320F2833x startup timing requirements without firmware intervention. |
Use Scenario: Monitors 3.3-V configuration voltage for Xilinx Spartan-7 FPGA during bitstream loading. IC Role / Device Role / Timing Role: Asserts RESET if rail sags during high-current configuration phase, forcing re-initialization. Use Value: Prevents partial configuration lockup by detecting sub-3.17 V dips with 20 µs transient immunity - critical for field-upgradable systems. |
| Solid-State Drive (SSD) Power Management | Industrial PLC I/O Module Supervision |
|
Use Scenario: Validates 3.3-V NVMe controller supply during cold start and thermal throttling events. IC Role / Device Role / Timing Role: Generates hardware reset pulse on undervoltage, coordinated with host controller via MR pin. Use Value: Enables deterministic recovery from brownout conditions without software watchdog timeout delays - reducing write corruption risk. |
Use Scenario: Supervises isolated 3.3-V digital I/O rail in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: Provides fail-safe reset during ESD transients or 24-V field wiring faults coupling into 3.3-V domain. Use Value: Delivers 125°C-rated operation and 1% threshold stability, ensuring uptime in uncooled control cabinets with wide ambient swings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS389030DSER | Fixed 3.0-V threshold (VITN = 2.89 V); identical package, timing, and quiescent current | Designed for 3.0-V systems (e.g., certain ARM Cortex-M MCUs); not suitable for 3.3-V rail margin validation | Select only if supervising 3.0-V supplies; TPS389033DSER provides correct 3.3-V trip point with tighter margin against 3.3-V ±5% spec. |
| MAX6326UT33D3+ | 3.3-V supervisor with 200-ms fixed delay; 1.6 µA quiescent current; SOT-23-5 package | Lacks programmable delay and MR input; no CT pin; higher thermal resistance (420°C/W) | Choose when fixed-delay simplicity outweighs flexibility; TPS389033DSER preferred for designs requiring delay optimization or manual reset coordination. |
Compared with TPS389030DSER and MAX6326UT33D3+, the TPS389033DSER uniquely combines factory-trimmed 3.3-V accuracy, user-configurable delay, and MR input in a thermally efficient 1.5-mm WSON - making it optimal for compact, multi-rail, and automotive-grade systems where timing precision and reset coordination are critical.
Availability
TPS389033DSER is available at Aetrix Electronics and suitable for microcontroller power sequencing, FPGA configuration monitoring, solid-state drive power management, industrial PLC I/O supervision, and automotive body control modules requiring stable component supply and long-term lifecycle support.
Supply support for TPS389033DSER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability supervisory circuits.
The TPS3890 family was engineered specifically for low-power, high-accuracy system supervision in space- and energy-constrained applications - targeting microcontrollers, FPGAs, SSDs, and industrial control systems demanding ±1% threshold stability across extended temperature ranges.
FAQ
What is the exact threshold voltage monitored by the TPS389033DSER?
The TPS389033DSER monitors a nominal 3.3-V supply with a negative threshold voltage (VITN) of 3.17 V and positive threshold (VITP) of 3.189 V. These values are factory-trimmed and guaranteed within ±1% over –40°C to +125°C, ensuring reliable detection of 3.3-V rail undervoltage conditions per JEDEC JESD8-12 standards.
How is the reset delay time programmed on the TPS389033DSER?
The reset delay time on the TPS389033DSER is set by connecting an external capacitor between the CT pin and ground. Using the formula tPD(r) (sec) = CCT (µF) × 1.07 + 25 µs, designers can achieve delays from 40 µs (no capacitor) to 30 s (22 µF). A 100-nF capacitor yields ~110 µs delay, validated across temperature and process corners.
Can the TPS389033DSER supervise voltages other than 3.3 V?
No - the TPS389033DSER is a fixed-threshold device calibrated exclusively for 3.3-V rails (VITN = 3.17 V). For adjustable thresholds, TI offers the TPS389001 variant; for other fixed rails, select TPS389012 (1.2 V), TPS389018 (1.8 V), or TPS389025 (2.5 V). Using TPS389033DSER on non-3.3-V rails violates its specified operating conditions.
What is the maximum allowable voltage on the SENSE pin of the TPS389033DSER?
The SENSE pin of the TPS389033DSER supports input voltages from 0 V to 5.5 V - independent of the VDD supply voltage (1.5–5.5 V). This allows direct monitoring of higher-voltage rails (e.g., 5-V I/O) while powered from a lower VDD, provided the absolute maximum rating of 7.0 V is never exceeded, as specified in Section 7.1 of the datasheet.
Does the TPS389033DSER require a pullup resistor on the RESET pin?
Yes - the TPS389033DSER features an open-drain RESET output that requires an external pullup resistor (10 kΩ to 1 MΩ) to the desired logic-high voltage (up to 5.5 V). Without this resistor, RESET cannot transition high, preventing proper system initialization. TI recommends 100 kΩ for general-purpose use to balance speed and current consumption.
TPS389033DSER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.3V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TPS389033DSER FAQ
1.How can I place an order for TPS389033DSER through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS389033DSER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS389033DSER reliable?
The price and inventory of TPS389033DSER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS389033DSER is usually 5 days.
3.What payment methods are accepted for TPS389033DSER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS389033DSER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS389033DSER?
TPS389033DSER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS389033DSER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS389033DSER?
For technical support, including TPS389033DSER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS389033DSER requirements.
6.How does Aetrix verify that TPS389033DSER is sourced from the original manufacturer or authorized distributors?
All TPS389033DSER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS389033DSER meets industry standards.
7.What is the process for return or replacement of TPS389033DSER?
All TPS389033DSER units undergo pre-shipment inspection (PSI). If there is an issue with TPS389033DSER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS389033DSER part is unused and in its original packaging.
Return procedure for TPS389033DSER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS389033DSER Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

