Texas Instruments TPS3898ADRYT
- Part No.:
- TPS3898ADRYT
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-UFDFN
- Datasheet:
-
TPS3898ADRYT.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 6SON
- Quantity:
- Payment:

- Shipping:

Inventory:651
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3898ADRYT from Texas Instruments is an ultra-small, active-low enable, open-drain voltage supervisor IC designed for precision power-rail monitoring in space-constrained embedded systems. It features a 0.5 V adjustable threshold (±1% over –40°C to 125°C), capacitor-programmable delay (40 µs to 190 ms), 6 µA typical quiescent current, and operates from 1.7 V to 6.5 V supply. It is used to assert reset or enable signals to FPGAs, microcontrollers, and ASICs during power-up or brownout events.
For engineers reviewing the TPS3898ADRYT datasheet, TPS3898ADRYT pinout, TPS3898ADRYT application, or TPS3898ADRYT equivalent, key selection criteria include its active-low ENABLE logic, open-drain SENSE_OUT rated to 18 V, USON-6 (1.45 mm × 1.00 mm) package, temperature-stable 1% threshold accuracy, and compatibility with low-voltage system rails down to 1.7 V.
Technical Context
The TPS3898ADRYT implements a precision comparator with built-in 5 mV hysteresis to reject noise-induced false triggers during voltage transitions. Its internal 310 nA CT pin current source charges an external capacitor to set delay time per tpd(r) = [CCT (µF) × 4] + 40 µs, enabling accurate timing control without internal RC variation.
It uses an active-low ENABLE input that forces SENSE_OUT low immediately upon assertion, independent of SENSE voltage - critical for synchronized system shutdown. The open-drain output supports level-shifting up to 18 V, decoupling monitored rail voltage (e.g., 3.3 V) from host logic voltage (e.g., 5 V or 12 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.7 V to 6.5 V - supports single-supply operation across core logic, I/O, and analog rails without external regulation. |
| Threshold Voltage (VIT+) | 0.5 V ±1% over –40°C to 125°C - enables precise low-voltage rail monitoring (e.g., 0.8 V CPU cores) via external resistor divider. |
| Quiescent Current | 6 µA typical - minimizes standby power in battery-powered and always-on IoT edge nodes. |
| Output Type | Active-low open-drain - allows wired-OR reset bus configuration and interface-level independence (pullup to 18 V regardless of VCC). |
| Delay Time Range | 40 µs (CT open) to 190 ms (CT = 47 nF) - provides design flexibility for reset hold times compliant with processor POR requirements. |
| Hysteresis | 5 mV - ensures clean, bounce-free output transitions during slow-rising or noisy supply ramps. |
| Operating Temperature | –40°C to 125°C - qualified for under-hood automotive, industrial motor control, and high-density compute applications. |
Pinout & Package
TPS3898ADRYT is housed in a 6-pin USON (DRY) package measuring 1.45 mm × 1.00 mm × 0.5 mm, optimized for ultra-dense PCB layouts and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ENABLE | Active-low enable input | Drives SENSE_OUT low immediately when high; enables output assertion only when low - supports synchronous system disable control. |
| GND | Ground reference | Common return path for internal comparator, CT current source, and output stage; requires low-impedance connection to minimize noise coupling. |
| SENSE | Monitor input | Accepts divided-down system rail voltage; asserts output when >0.5 V (threshold) and ENABLE is low - enables custom voltage detection without dedicated sense resistors. |
| SENSE_OUT | Open-drain output | Sinks current to GND when asserted (low); requires external pullup to target logic rail (up to 18 V) - enables reset signaling across mixed-voltage domains. |
| CT | Capacitor-adjustable delay input | Connects to ground-referenced capacitor; sets delay time via internal 310 nA current source charging to 1.24 V - eliminates need for precision timing ICs. |
| VCC | Supply input | Powers internal circuitry; accepts 1.7–6.5 V; requires local 0.1 µF ceramic bypass capacitor - ensures stable operation across wide input range. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable 0.5 V threshold | Enables monitoring of sub-1 V rails (e.g., 0.8 V FPGA cores) using standard resistor dividers - no special low-VTH supervisors required. |
| 1% threshold accuracy over temp | Guarantees reliable trip points across full industrial temperature range without calibration - reduces margining overhead in safety-critical designs. |
| Capacitor-programmable delay | Supports exact reset hold times (e.g., 100 ms for DDR initialization) via single external capacitor - avoids fixed-delay parts requiring board respins. |
| 18 V open-drain output rating | Allows direct interfacing to 5 V, 12 V, or 15 V logic buses without level translators - simplifies multi-rail system reset architecture. |
| 6 µA quiescent current | Extends battery life in portable medical sensors and wireless edge nodes where supervisor current dominates sleep-mode consumption. |
Applications
| Processor Power Sequencing | FPGA Configuration Monitoring |
|---|---|
Use Scenario: Ensuring stable 1.2 V core voltage before releasing FPGA configuration reset. IC Role / Device Role / Timing Role: TPS3898ADRYT monitors the 1.2 V rail via resistor divider and asserts active-low SENSE_OUT only after voltage exceeds 1.2 V × (0.5/1.2) = 0.5 V and remains stable for user-defined delay. Use Value: Prevents partial configuration or bitstream corruption by guaranteeing minimum power-up hold time aligned with Xilinx/Intel FPGA specs. | Use Scenario: Validating 3.3 V I/O bank voltage prior to enabling peripheral interfaces on a Zynq SoC. IC Role / Device Role / Timing Role: TPS3898ADRYT's active-low ENABLE ties to FPGA DONE signal; SENSE monitors 3.3 V rail; SENSE_OUT drives enable input of downstream level translators. Use Value: Enables safe, sequenced activation of high-speed peripherals only after both core and I/O supplies are valid - avoids latch-up or ESD damage. |
| Battery-Powered Sensor Node | Automotive ADAS Camera Module |
Use Scenario: Detecting brownout on a 2.8 V Li-ion supply to trigger graceful shutdown of BLE MCU and sensor fusion firmware. IC Role / Device Role / Timing Role: TPS3898ADRYT's 0.5 V threshold scaled via 100 kΩ/100 kΩ divider detects <2.7 V; CT capacitor sets 50 ms delay to avoid transient dropout false triggers. Use Value: Provides deterministic low-battery response without software polling - preserves flash write integrity and RTC state during power loss. | Use Scenario: Monitoring 5 V camera sensor supply in a parking assist module operating at 125°C ambient. IC Role / Device Role / Timing Role: TPS3898ADRYT's –40°C to 125°C rating and 1% threshold stability ensure reliable reset assertion even under engine bay thermal stress. Use Value: Meets AEC-Q100 Grade 2 requirements for continuous operation without derating - eliminates field failures due to thermal drift-induced false resets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3898PDRYT | 0.2 µs fixed enable-to-output delay vs. capacitor-adjustable delay in TPS3898ADRYT | Used where minimal propagation latency is critical (e.g., real-time safety interlocks), not adjustable timing | Select TPS3898PDRYT only if fixed 0.2 µs response suffices; otherwise retain TPS3898ADRYT for programmable delay. |
| MAX6898ATT+T | Same pinout, active-low enable, open-drain output, but 2% threshold accuracy and 10 µA ICC | Valid for cost-sensitive industrial controls where 1% accuracy is non-critical | Choose MAX6898ATT+T only if 2% tolerance and higher quiescent current are acceptable trade-offs for second-source availability. |
Compared with TPS3898PDRYT and MAX6898ATT+T, the TPS3898ADRYT uniquely delivers capacitor-adjustable delay with 1% threshold accuracy and 6 µA quiescent current in the same USON-6 footprint - making it optimal for precision, low-power, thermally demanding applications where timing flexibility is essential.
Availability
TPS3898ADRYT is available at Aetrix Electronics and suitable for FPGA configuration sequencing, automotive ADAS modules, battery-powered sensor nodes, and industrial PLC I/O conditioning requiring stable component supply across extended temperature ranges.
Supply support for TPS3898ADRYT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and consumer markets.
The TPS389x product line was engineered specifically for ultra-compact, high-accuracy voltage supervision in space-constrained, thermally aggressive environments - targeting next-generation portable electronics, automotive ECUs, and industrial edge controllers.
FAQ
What is the minimum detectable voltage threshold for the TPS3898ADRYT?
The TPS3898ADRYT has a fixed internal reference of 0.5 V at its SENSE pin. Using an external resistor divider, it can monitor any system voltage ≥0.5 V - for example, a 1.8 V rail is detected by setting R1/R2 = 2.6 to scale 1.8 V down to 0.5 V. The device guarantees ±1% threshold accuracy from –40°C to 125°C, making it suitable for low-voltage core rail supervision.
How does the CT pin set the delay time in the TPS3898ADRYT?
The CT pin on the TPS3898ADRYT connects to a ground-referenced capacitor. An internal 310 nA current source charges this capacitor until it reaches 1.24 V, triggering output assertion. Delay time follows tpd(r) = [CCT (µF) × 4] + 40 µs - e.g., a 47 nF capacitor yields ~190 ms delay. Leaving CT open gives a guaranteed 40 µs minimum delay.
Can the TPS3898ADRYT output drive a 12 V logic input directly?
Yes. The TPS3898ADRYT features an open-drain SENSE_OUT rated to 18 V. When used with an external pullup resistor to 12 V, it can directly assert a 12 V logic-low reset signal - no level shifter required. This decouples the supervisor's 1.7–6.5 V VCC supply from the target logic voltage, simplifying multi-rail system design.
What is the propagation delay from SENSE falling below threshold to SENSE_OUT deassertion in the TPS3898ADRYT?
The TPS3898ADRYT deasserts SENSE_OUT within 16 µs (typical) after the SENSE voltage falls below VIT+ – Vhys (i.e., 0.495 V). This fast turn-off response ensures immediate system reset release when supply recovers, critical for applications like dynamic voltage scaling or adaptive power management.
Is the TPS3898ADRYT compatible with the MAX6898 pinout and function?
Yes - the TPS3898ADRYT is explicitly documented as pin-for-pin compatible with the MAX6898 family. Both share identical USON-6 packaging, active-low ENABLE, open-drain SENSE_OUT, and 0.5 V threshold architecture. However, TPS3898ADRYT improves on threshold accuracy (1% vs. 2%) and quiescent current (6 µA vs. 10 µA), offering a drop-in performance upgrade.
TPS3898ADRYT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-SON (1.45x1)
TPS3898ADRYT FAQ
1.How can I place an order for TPS3898ADRYT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3898ADRYT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3898ADRYT reliable?
The price and inventory of TPS3898ADRYT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3898ADRYT is usually 5 days.
3.What payment methods are accepted for TPS3898ADRYT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3898ADRYT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3898ADRYT?
TPS3898ADRYT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3898ADRYT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3898ADRYT?
For technical support, including TPS3898ADRYT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3898ADRYT requirements.
6.How does Aetrix verify that TPS3898ADRYT is sourced from the original manufacturer or authorized distributors?
All TPS3898ADRYT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3898ADRYT meets industry standards.
7.What is the process for return or replacement of TPS3898ADRYT?
All TPS3898ADRYT units undergo pre-shipment inspection (PSI). If there is an issue with TPS3898ADRYT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3898ADRYT part is unused and in its original packaging.
Return procedure for TPS3898ADRYT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3898ADRYT Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

