Texas Instruments TPS3899DL20DSER
- Part No.:
- TPS3899DL20DSER
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 6-WFDFN
- Datasheet:
-
TPS3899DL20DSER.pdf
- Description:
- NANOPOWER SUPERVISOR WITH PROGRA
- Quantity:
- Payment:

- Shipping:

Inventory:3,166
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS3899DL20DSER from Texas Instruments is a nano-power, AEC-Q100 Grade 1 automotive voltage supervisor with open-drain active-low RESET output, ±0.5% threshold accuracy, 125nA typical quiescent current, and programmable sense/reset delay via external capacitors on CTS and CTR pins. It monitors critical rails or push-button signals in ADAS camera modules and radar ECUs where ultra-low power and precise reset timing are essential.
For engineers reviewing the TPS3899DL20DSER datasheet, TPS3899DL20DSER pinout, TPS3899DL20DSER application, or TPS3899DL20DSER equivalent, this page delivers verified functional identity, validated 6-pin WSON package mapping, confirmed threshold (0.505V adjustable), hysteresis (5%), delay range (50µs–6.2s), and automotive-grade reliability data - all directly traceable to TI's SLVSG89B production datasheet.
Technical Context
The TPS3899DL20DSER implements a dual-capacitor-programmable timing architecture: CTS sets sense delay (assertion) with 50µs base and up to 6.2s using 10µF; CTR sets reset delay (deassertion) with 80µs base and identical 10µF scalability. Its separate SENSE and VDD pins enable rail-independent monitoring, while built-in 5% hysteresis prevents chatter during marginal voltage transitions.
As an open-drain active-low supervisor, it requires an external pull-up resistor (to any rail ≤6V) and supports 0.85V–6V supply operation. The device achieves ±0.5% VIT− accuracy over –40°C to +125°C and features glitch immunity of 10µs at 5% VIT− overdrive - critical for noisy automotive environments like infotainment head units.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.85V to 6V - enables direct monitoring of low-voltage MCUs (e.g., 1.2V core) and high-side 5V rails without level-shifting. |
| Threshold Voltage | 0.505V (adjustable) - supports precision monitoring of battery voltage, LDO outputs, or resistor-divider-scaled rails. |
| Threshold Accuracy | ±0.5% (typical) - ensures deterministic reset assertion across temperature, reducing system-level margin requirements. |
| Quiescent Current | 125nA (typical) - extends battery life in always-on automotive modules such as telematics or door controllers. |
| Hysteresis | 5% (typical) - suppresses false resets caused by ripple or noise on monitored rails without external components. |
| Sense Delay Range | 50µs to 6.2s - configurable via CTS capacitor (0–10µF) to reject short transients or debounce mechanical buttons. |
| Reset Delay Range | 80µs to 6.2s - configurable via CTR capacitor (0–10µF) to ensure stable power/clock settling before MCU release. |
Pinout & Package
Package: 1.5mm × 1.5mm WSON-6 (DSE), thermally enhanced, lead-free, RoHS-compliant surface-mount package optimized for space-constrained automotive PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - CTR | Reset delay timing input | Connects to ground-referenced capacitor to set deassertion delay; internal 500kΩ pull-up enables 80µs base delay when floating. |
| 2 - CTS | Sense delay timing input | Connects to ground-referenced capacitor to set assertion delay; internal 500kΩ pull-up enables 50µs base delay when floating; also serves as manual reset input. |
| 3 - GND | Ground reference | Analog and digital ground return; must be low-impedance connection to minimize noise coupling into SENSE comparator. |
| 4 - VDD | Power supply input | Supplies internal circuitry; decoupling with 0.1µF ceramic capacitor near pin is mandatory for stable operation. |
| 5 - SENSE | Monitor input | High-impedance (≤0.1µA leakage) input for direct rail monitoring or resistor-divider interface; accepts 0–6V independent of VDD. |
| 6 - RESET | Open-drain active-low output | Asserts low during fault; requires external pull-up (to 1.2–6V rail); sinks ≥15µA at 0.3V VOL - compatible with 1.8V/3.3V logic. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for –40°C to +125°C ambient operation, HBM ±2kV, CDM ±750V - meets automotive safety-critical system requirements. |
| Separate SENSE and VDD pins | Enables redundancy: SENSE can monitor a different rail than VDD (e.g., VDD = 3.3V, SENSE = 12V via divider), improving system fault isolation. |
| Programmable sense & reset delay | Independent CTS/CTR capacitor control allows asymmetric timing - e.g., fast assertion (50µs) for brownout, slow deassertion (100ms) for clock stabilization. |
| Glitch immunity on SENSE | 10µs rejection window at 5% VIT− overdrive - eliminates false triggers from ESD bursts or switching noise in radar ECU power domains. |
| Adjustable 0.505V threshold | Supports direct monitoring of Li-ion battery voltage (2.5–4.2V) or low-dropout regulator outputs without external resistors. |
Applications
| ADAS Camera Module | Radar ECU |
|---|---|
|
Use Scenario: Monitors 1.2V image sensor core supply and 2.8V analog front-end rail during cold cranking, where voltage sags below 0.9V occur. IC Role / Device Role / Timing Role: Voltage supervisor asserting open-drain RESET to FPGA and ISP processor upon undervoltage detection. Use Value: 125nA quiescent current preserves battery reserve during parking mode; ±0.5% accuracy ensures consistent trip point across temperature drift. |
Use Scenario: Detects failure of 5V power management IC supplying RF transceiver and DSP, preventing corrupted chirp generation. IC Role / Device Role / Timing Role: Precision supervisor with 50µs sense delay rejecting switching noise, and 200ms reset delay ensuring clean PLL lock before radar activation. Use Value: Separate SENSE/VDD pins allow monitoring of 5V rail while powered from isolated 3.3V domain - eliminating single-point failure. |
| Infotainment Head Unit | Automotive Gateway |
|
Use Scenario: Supervises 1.8V SoC I/O rail and 3.3V CAN transceiver supply in a multi-rail system subject to load dump transients. IC Role / Device Role / Timing Role: Dual-rail monitor using resistor dividers on SENSE pin; CTS capacitor filters 100µs spikes from DC-DC converter switching. Use Value: 5% built-in hysteresis prevents oscillatory reset during marginal 1.8V rail recovery - no external hysteresis resistor needed. |
Use Scenario: Provides fail-safe reset for ARM Cortex-M7 gateway MCU during 12V battery voltage collapse (<6V) in start-stop cycles. IC Role / Device Role / Timing Role: Adjustable 0.505V threshold used with 10:1 resistor divider to detect 5.05V system rail collapse; CTR capacitor sets 500ms reset hold time. Use Value: 0.85V minimum VDD enables operation down to weak battery states, ensuring gateway remains functional until full shutdown. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3899PL20DSER | Push-pull active-low RESET output; no external pull-up required; same timing, accuracy, and package. | Eliminates need for external pull-up resistor; better suited for systems with strict BOM count limits or high-speed reset propagation. | Select when board layout lacks space for pull-up or when driving heavy capacitive loads (>100pF) that require active drive strength. |
| MAX6375XR26T | Fixed 2.63V threshold; 1.6µA quiescent current; no programmable delay; SOT23-5 package. | Lacks adjustable threshold and delay; higher IQ reduces battery life in always-on nodes; smaller footprint but no SENSE/VDD separation. | Consider only for cost-sensitive non-automotive applications where fixed 2.63V supervision suffices and delay tuning is unnecessary. |
Compared with TPS3899PL20DSER, the TPS3899DL20DSER trades pull-up dependency for design flexibility in mixed-voltage interfaces; compared with MAX6375XR26T, it delivers 13× lower quiescent current, ±0.5% accuracy versus ±2%, and field-programmable timing - making it superior for AEC-Q100-compliant, battery-sensitive automotive systems.
Availability
TPS3899DL20DSER is available at Aetrix Electronics and suitable for Advance Driver Assistance Systems (ADAS), radar electronic control units (ECUs), and automotive infotainment head units requiring stable component supply, long-term automotive lifecycle support, and AEC-Q100-compliant sourcing.
Supply support for TPS3899DL20DSER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for automotive, industrial, and personal electronics markets.
The TPS3899-Q1 product line was designed specifically for automotive voltage supervision - integrating nano-power operation, AEC-Q100 qualification, and programmable timing to replace discrete RC-based reset circuits in ADAS, gateway, and body electronics.
FAQ
What is the function of the CTS pin on the TPS3899DL20DSER?
The CTS pin on the TPS3899DL20DSER sets the sense delay - the time between SENSE voltage falling below VIT− and RESET assertion. With no capacitor, it provides a 50µs base delay; adding a capacitor (0–10µF) scales delay up to 6.2s. It also functions as a manual reset input: pulling CTS low forces immediate RESET assertion, independent of SENSE voltage.
Does the TPS3899DL20DSER require an external pull-up resistor on the RESET pin?
Yes, the TPS3899DL20DSER has an open-drain active-low RESET output and requires an external pull-up resistor to a valid logic rail (1.2V–6V). The resistor value depends on rise time and bus capacitance; 10kΩ–100kΩ is typical. This pull-up defines the high-state voltage level seen by downstream logic, enabling interface with diverse voltage domains.
What is the minimum operating voltage for the TPS3899DL20DSER?
The TPS3899DL20DSER operates from 0.85V to 6V on the VDD pin. Below 0.85V, internal circuitry cannot guarantee proper reset behavior; VPOR (power-on reset threshold) is 700mV, meaning the device asserts RESET until VDD exceeds this level and stabilizes. This low minimum enables use with depleted batteries or ultra-low-voltage subsystems.
How does the TPS3899DL20DSER achieve ±0.5% threshold accuracy?
The TPS3899DL20DSER achieves ±0.5% VIT− accuracy through laser-trimmed internal reference circuitry and matched comparator design, validated across –40°C to +125°C. This specification applies to the 0.505V adjustable version and is confirmed in TI's SLVSG89B datasheet Section 6.5 - enabling precise brownout detection without calibration in production.
Can the TPS3899DL20DSER monitor a voltage higher than its VDD supply?
Yes, the TPS3899DL20DSER SENSE pin accepts 0–6V regardless of VDD voltage, allowing it to monitor rails higher than its own supply (e.g., VDD = 3.3V, SENSE = 5V or 12V via resistor divider). The high-impedance input (≤0.1µA leakage) minimizes loading, and the internal comparator operates independently of VDD - a key feature for redundant monitoring architectures.
TPS3899DL20DSER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 40µs Typical
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TPS3899DL20DSER FAQ
1.How can I place an order for TPS3899DL20DSER through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS3899DL20DSER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS3899DL20DSER reliable?
The price and inventory of TPS3899DL20DSER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS3899DL20DSER is usually 5 days.
3.What payment methods are accepted for TPS3899DL20DSER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS3899DL20DSER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS3899DL20DSER?
TPS3899DL20DSER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS3899DL20DSER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS3899DL20DSER?
For technical support, including TPS3899DL20DSER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS3899DL20DSER requirements.
6.How does Aetrix verify that TPS3899DL20DSER is sourced from the original manufacturer or authorized distributors?
All TPS3899DL20DSER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS3899DL20DSER meets industry standards.
7.What is the process for return or replacement of TPS3899DL20DSER?
All TPS3899DL20DSER units undergo pre-shipment inspection (PSI). If there is an issue with TPS3899DL20DSER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS3899DL20DSER part is unused and in its original packaging.
Return procedure for TPS3899DL20DSER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS3899DL20DSER Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

