Texas Instruments TPS5110PWG4
- Part No.:
- TPS5110PWG4
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS5110PWG4.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,182
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS5110PWG4 from Texas Instruments is a dual-output synchronous buck controller with integrated LDO controller, designed for low-voltage/high-current I/O and peripheral power in notebook PCs and DSP systems. It delivers 0.9–3.5 V from the PWM-controlled buck stage (4.5–28 V input) and 0.9–2.5 V from the external-NMOS LDO stage (1.1–3.6 V input), featuring ±1% reference voltage accuracy, 300–500 kHz programmable switching frequency, and temperature-compensated overcurrent protection.
For engineers reviewing the TPS5110PWG4 datasheet, TPS5110PWG4 pinout, TPS5110PWG4 application, or TPS5110PWG4 equivalent, key selection considerations include its dual-regulator architecture, resistor-less current sensing with thermal compensation, fast LDO transient response with overshoot protection, SKIP/PWM mode selection, and 24-pin TSSOP package compatibility with industrial-temperature operation (−40°C to 85°C).
Technical Context
The TPS5110PWG4 integrates two independent control loops: a high-speed PWM synchronous buck regulator controller (SBRC) with auto PWM/SKIP mode selection via PWM_SEL, and a separate LDO controller driving an external N-channel MOSFET. The SBRC uses a 0.85-V precision reference and a 2.5-MHz unity-gain bandwidth error amplifier for fast load transient response.
Current protection is implemented without sense resistors: the SBRC monitors RDS(on) voltage drop across high-side and low-side MOSFETs using a temperature-compensated 13-µA trip current source (ITRIP), while the LDO employs a 50-mV current-limit threshold on LDO_CUR. Both regulators share a common FLT latch timer and POWERGOOD monitoring of ±7% output tolerance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range (SBRC) | 4.5 V to 28 V - supports wide-input notebook and DSP rail supplies, including unregulated adapter inputs. |
| Input Voltage Range (LDO) | 1.1 V to 3.6 V - enables direct sourcing from buck output or auxiliary rails for ultra-low dropout operation. |
| Output Voltage Range (SBRC) | 0.9 V to 3.5 V - adjustable via resistor divider on FB/INV pins; compatible with core/I/O voltages for modern processors. |
| Output Voltage Range (LDO) | 0.9 V to 2.5 V - supports DDR I/O, memory, and interface peripherals requiring tight regulation and fast transient response. |
| Oscillator Frequency | 300 kHz to 500 kHz - set by CT capacitor; higher frequencies reduce output filter size but increase switching loss. |
| Reference Voltage Accuracy | ±1% at TA = 25°C - ensures precise output voltage setting critical for low-voltage digital logic compliance. |
| Standby Current | <10 µA (typ.) - enables deep power-down when STBY and STBY_LDO are grounded, reducing system idle power. |
Pinout & Package
The TPS5110PWG4 is housed in a 24-pin plastic TSSOP (PW) package, thermally rated for 1404 mW at TA ≤ 25°C and 730 mW at TA = 85°C, with JEDEC-standard 2-layer board layout assumptions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INV | Inverting input of SBRC error amplifier | Feedback node for buck output voltage regulation; connects to resistor divider from VO1. |
| INV_LDO | Inverting input of LDO error amplifier | Feedback node for LDO output voltage regulation; connects to resistor divider from VO2. |
| LDO_GATE | LDO gate drive output | Drives external N-MOSFET gate; sink/source capability supports fast turn-on/turn-off for transient response. |
| OUT_u / OUT_d | High-side / low-side gate drivers | Drive external N-MOSFETs in synchronous buck topology; 1.2 A sink/source (OUT_u), 1.5 A sink/source (OUT_d). |
| FLT | Fault latch timer input | External capacitor sets OVP/UVP timeout; shared latch disables both SBRC and LDO upon fault detection. |
| POWERGOOD | Open-drain system status output | Asserts high only when both outputs are within ±7% of target and REG5V_IN > 4 V; used for sequencing and enable control. |
Key Features
| Feature | Design Value |
|---|---|
| Auto PWM/SKIP mode selection | Reduces light-load power loss by dynamically switching between fixed-frequency PWM and burst-mode SKIP operation. |
| Temperature-compensated OCP | ITRIP current source varies at 3400 ppm/°C to track MOSFET RDS(on) drift, eliminating need for external sense resistors. |
| LDO overshoot protection | Actively sinks charge from LDO_OUT during fast load-decrease transients to suppress voltage humps and maintain stability. |
| Integrated 0.85-V reference | Stable, ±1% accurate internal bandgap reference used for all regulation, protection, and power-good thresholds. |
| Shared fault latching | Single FLT capacitor coordinates shutdown timing for both SBRC and LDO, simplifying system-level fault recovery design. |
Applications
| Notebook PC Power Management | DSP Core & I/O Supply |
|---|---|
Use Scenario: Dual-rail power for CPU I/O and memory interfaces in portable computing platforms with dynamic load profiles. IC Role / Device Role / Timing Role: Primary power controller managing 1.8-V/6-A buck output (VO1) and 1.5-V/3-A LDO output (VO2) with coordinated soft-start and sequencing. Use Value: Enables compact, efficient, and reliable dual-output solution meeting Intel Mobile Voltage Identification (VID) and DDR timing requirements. | Use Scenario: High-efficiency, low-noise supply for multi-core DSPs requiring separate core and I/O voltage domains. IC Role / Device Role / Timing Role: Regulates core voltage via SBRC and I/O voltage via LDO, with independent standby control (STBY/STBY_LDO) for power-state transitions. Use Value: Delivers fast transient response (<1.2 µs propagation delay) and ±7% power-good accuracy essential for DSP clock domain integrity. |
| Consumer Game System PSU | Embedded Peripheral Power Hub |
Use Scenario: Compact DC-DC solution for handheld gaming devices with battery-powered operation and variable processing loads. IC Role / Device Role / Timing Role: Provides regulated 1.2-V core and 3.3-V I/O rails from single Li-ion or adapter input, leveraging SKIP mode for extended battery life. Use Value: Achieves >90% peak efficiency across 0.1–100% load range, minimizing thermal stress in space-constrained enclosures. | Use Scenario: Centralized power management for FPGA-based embedded systems with multiple voltage domains and sequencing needs. IC Role / Device Role / Timing Role: Generates and monitors three independent rails (buck VO1, LDO VO2, and REG5V_IN) with shared POWERGOOD assertion and fault coordination. Use Value: Simplifies BOM and PCB layout by consolidating dual-regulator control, protection, and sequencing into one 24-pin TSSOP IC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS51200DRCR | Single-channel 3-A sink/source LDO controller with integrated 5-V LDO; no buck controller; 10-pin WSON package. | Only replaces LDO function of TPS5110PWG4; requires external buck controller for VO1 rail. | Select when only LDO functionality is needed and board space is highly constrained. |
| TPS51220ARUKR | Dual-output controller with integrated 5-V LDO and buck controller; supports up to 25-V input; 20-pin QFN; includes PMBus interface. | Offers digital configuration and telemetry but lacks temperature-compensated OCP and LDO overshoot protection. | Select when programmability and telemetry outweigh analog robustness and transient performance. |
Compared with TPS5110PWG4, TPS51200DRCR provides only LDO control in a smaller package but cannot replace the full dual-regulator function, while TPS51220ARUKR adds digital control at the cost of increased complexity and reduced analog protection fidelity-making TPS5110PWG4 optimal for cost-sensitive, analog-focused notebook and DSP designs requiring proven transient resilience.
Availability
TPS5110PWG4 is available at Aetrix Electronics and suitable for notebook PC power management, DSP core/I/O supply, consumer game system power conversion, embedded peripheral power hubs, and industrial portable electronics requiring stable component supply and long-lifecycle support.
Supply support for TPS5110PWG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management ICs for computing and portable electronics.
The TPS5110PWG4 belongs to TI's notebook and mobile power controller product line, engineered specifically to deliver tightly regulated, thermally robust, and sequenced dual-rail power for space- and efficiency-critical portable digital systems.
FAQ
What is the primary function of the TPS5110PWG4?
The TPS5110PWG4 is a dual-output power controller integrating a synchronous buck regulator controller (SBRC) and an external-NMOS LDO controller. It regulates two independent output rails-typically 1.8 V/6 A from the buck stage and 1.5 V/3 A from the LDO stage-for I/O and peripheral power in notebook PCs and DSP systems. Its architecture supports coordinated soft-start, shared fault latching, and precise ±7% power-good monitoring, making it purpose-built for portable digital power applications.
How does the TPS5110PWG4 implement overcurrent protection without external sense resistors?
The TPS5110PWG4 implements resistor-less overcurrent protection using an internal temperature-compensated current source (ITRIP = 13 µA typ. at 25°C, with 3400 ppm/°C coefficient) that sets a trip voltage across the RDS(on) of external high-side and low-side MOSFETs. During conduction, the drain-to-source voltage is compared against this threshold. This eliminates external sense resistors, reduces BOM count, and maintains accuracy across temperature-key for reliable operation in thermally varying notebook environments.
What is the role of the FLT pin on the TPS5110PWG4?
The FLT pin on the TPS5110PWG4 serves as the fault latch timer input. An external capacitor connected between FLT and GND sets the timeout duration for overvoltage (OVP) and undervoltage (UVP) protection events. When either protection comparator triggers, the FLT circuit charges this capacitor using a current source (125 µA for OVP, 2.3 µA for UVP). Once the FLT voltage reaches 1.185 V, the device latches both the SBRC and LDO drivers OFF, ensuring coordinated shutdown and preventing cascading failures in multi-rail systems.
Can the TPS5110PWG4 operate in both PWM and SKIP modes, and how is mode selection controlled?
Yes, the TPS5110PWG4 supports both fixed-frequency PWM and auto PWM/SKIP modes. Mode selection is controlled by the logic level on the PWM_SEL pin: a voltage <0.3 V selects fixed PWM mode across all loads, while ≥2.5 V enables auto PWM/SKIP mode, where the controller automatically switches to energy-saving SKIP operation under light loads. This feature improves light-load efficiency without compromising transient response during load steps-critical for battery-powered applications like notebooks and handheld game systems.
What package type and thermal specifications apply to the TPS5110PWG4?
The TPS5110PWG4 is packaged in a 24-pin plastic TSSOP (PW) package, rated for operation from −40°C to +85°C ambient temperature. Its thermal dissipation rating is 1404 mW at TA ≤ 25°C and derates linearly to 730 mW at TA = 85°C, assuming mounting on a JEDEC high-k board (2 oz. surface traces, 2-layer 1-oz internal plane). This package balances PCB footprint, thermal performance, and manufacturability for high-volume portable electronics assembly.
TPS5110PWG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 300kHz
- Voltage/Current - Output 1:
- Controller
- Voltage/Current - Output 2:
- Controller
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.1V ~ 28V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
TPS5110PWG4 FAQ
1.How can I place an order for TPS5110PWG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS5110PWG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS5110PWG4 reliable?
The price and inventory of TPS5110PWG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS5110PWG4 is usually 5 days.
3.What payment methods are accepted for TPS5110PWG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS5110PWG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS5110PWG4?
TPS5110PWG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS5110PWG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS5110PWG4?
For technical support, including TPS5110PWG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS5110PWG4 requirements.
6.How does Aetrix verify that TPS5110PWG4 is sourced from the original manufacturer or authorized distributors?
All TPS5110PWG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS5110PWG4 meets industry standards.
7.What is the process for return or replacement of TPS5110PWG4?
All TPS5110PWG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS5110PWG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS5110PWG4 part is unused and in its original packaging.
Return procedure for TPS5110PWG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS5110PWG4 Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

