My Inquiry
My Account
Texas Instruments TPS5110PWR
- Part No.:
- TPS5110PWR
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS5110PWR.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 24TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,733
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS5110PWR from Texas Instruments is a dual-output synchronous buck controller with integrated LDO controller, designed for low-voltage/high-current I/O and peripheral power in notebook PCs and DSP systems. It delivers 0.9–3.5 V from the PWM-controlled buck stage (4.5–28 V input) and 0.9–2.5 V from the external-NMOS LDO stage (1.1–3.6 V input), featuring ±1% reference voltage accuracy, 300–500 kHz programmable switching frequency, and temperature-compensated overcurrent protection.
For engineers reviewing the TPS5110PWR datasheet, TPS5110PWR pinout, TPS5110PWR application, or TPS5110PWR equivalent, this page provides verified technical context on its dual-regulator architecture, fast transient response via overshoot protection, SKIP/PWM mode selection, and fault-latched protection logic - all critical for high-reliability portable power design.
Technical Context
The TPS5110PWR integrates two independent control loops: a high-speed synchronous buck regulator controller (SBRC) with 2.5 MHz error amplifier bandwidth and auto PWM/SKIP mode selection via PWM_SEL pin, and an LDO controller driving an external N-channel MOSFET with ultra-low dropout and dedicated overshoot protection circuitry that actively sinks charge from LDO_OUT during fast load-decrease transients.
Its current protection uses resistor-less sensing: the SBRC monitors high-side/low-side MOSFET RDS(on) via VIN_SENSE and TRIP pins with 13 µA temperature-coefficient current source (3400 ppm/°C), while the LDO employs a 50 mV current-limit threshold at LDO_CUR. Both share a common FLT latch timer with OVP/UVP detection referenced to the 0.85 V internal bandgap.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range (Buck) | 4.5 V to 28 V - supports wide-input notebook adapter and battery rails without pre-regulation |
| Input Voltage Range (LDO) | 1.1 V to 3.6 V - enables direct use of buck output or auxiliary rail as LDO input |
| Output Voltage Accuracy | ±1% at TA = 25°C - ensures tight regulation for sensitive I/O supplies like DDR or PCIe |
| Switching Frequency | 300 kHz to 500 kHz - adjustable via CT capacitor; balances efficiency, size, and EMI |
| Reference Voltage | 0.85 V ±1.5% (−40°C to 85°C) - stable bandgap reference used for both output setpoints and protection thresholds |
| Overshoot Protection | Active sink on LDO_OUT pin - prevents voltage hump during >3 A/µs load decrease, critical for FPGA I/O stability |
| Fault Latch Timer | Programmable via FLT capacitor - OVP uses 125 µA source (fast trip); UVP uses 2.3 µA source (delayed shutdown) |
Pinout & Package
Packaged in 24-pin TSSOP (PW), the TPS5110PWR features separate gate drivers (OUT_u/OUT_d), dual feedback inputs (INV/INV_LDO), and shared protection logic (FLT, POWERGOOD) enabling independent or coordinated control of buck and LDO outputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INV | Inverting input of SBRC error amplifier | Direct connection to buck output divider; sets 0.85 V regulation point |
| INV_LDO | Inverting input of LDO error amplifier | Connects to LDO output divider; shares same 0.85 V reference for consistent accuracy |
| OUT_u / OUT_d | High-side / low-side gate drivers | 1.2 A sink/source (high-side), 1.5 A sink/source (low-side); support discrete NMOS FETs |
| LDO_GATE / LDO_OUT | LDO pass-FET gate drive / output sense | LDO_GATE drives external NMOS; LDO_OUT enables active overshoot clamping |
| FLT | Fault latch timer node | External capacitor sets OVP/UVP timeout; shared latching for both regulators |
| POWERGOOD | Open-drain system status output | Asserts HIGH only when both outputs are within ±7% of target and REG5V_IN > 4 V |
Key Features
| Feature | Design Value |
|---|---|
| Auto PWM/SKIP mode selection | PWM_SEL pin configures energy-saving discontinuous conduction at light loads without external circuitry |
| Temperature-compensated OCP | 3400 ppm/°C trip current drift compensation matches MOSFET RDS(on) variation, eliminating sense resistors |
| Dual independent standby control | STBY and STBY_LDO pins allow sequenced enable/disable of buck and LDO stages for power-state management |
| Integrated overshoot protection | LDO_OUT pin sinks current during fast load release, preventing >50 mV overshoot on 1.5 V/3 A LDO output |
| Shared 0.85 V reference | Single precision bandgap feeds both regulation loops and all OVP/UVP comparators, ensuring correlated protection thresholds |
Applications
| Notebook PC Core/I/O Power | DSP System Supply Sequencing |
|---|---|
Use Scenario: Dual-rail power for CPU I/O (1.8 V @ 6 A) and memory interface (1.5 V @ 3 A) in space-constrained clamshell designs. IC Role / Device Role / Timing Role: TPS5110PWR acts as primary power controller, coordinating buck and LDO outputs with synchronized soft-start and shared POWERGOOD assertion. Use Value: Eliminates need for discrete LDO IC and reduces BOM count by integrating gate drivers, reference, and protection in one 24-pin TSSOP. |
Use Scenario: Powering TI C6000 DSP with strict sequencing: core (1.2 V) first, then I/O (3.3 V), followed by analog (2.5 V). IC Role / Device Role / Timing Role: TPS5110PWR's STBY and STBY_LDO pins enable precise enable timing; POWERGOOD signals readiness to DSP boot ROM. Use Value: Achieves <100 µs inter-rail delay using internal soft-start ramp and external RC timing on SOFTSTART/STBY pins. |
| Consumer Game System Power | Industrial Embedded Peripheral Supply |
Use Scenario: High-transient gaming console SoC requiring rapid load response during GPU burst modes (0→3 A in <1 µs). IC Role / Device Role / Timing Role: TPS5110PWR's 2.5 MHz SBRC error amplifier and LDO overshoot protection maintain <±25 mV regulation during dynamic load steps. Use Value: Prevents game frame drops or audio glitches caused by supply droop/overshoot on HDMI PHY or audio codec rails. |
Use Scenario: Isolated industrial controller powering FPGA configuration flash (3.3 V) and sensor interface (1.8 V) from 12 V DC bus. IC Role / Device Role / Timing Role: TPS5110PWR operates as secondary regulator with VIN_SENSE monitoring 12 V input; FLT latches on overvoltage to protect downstream logic. Use Value: Enables robust operation under brownout conditions via UVLO hysteresis (100 mV) and failsafe shutdown before rail collapse. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS51220ARUKR | Single-chip 2-phase buck controller (no LDO); supports up to 30 A; includes PMBus interface and digital loop compensation | Targeted at high-current CPU cores, not low-noise I/O rails; lacks integrated LDO control and overshoot protection | Choose for higher current density and telemetry; avoid when LDO functionality or fast transient immunity is required |
| RT8205AZQW | Single-buck + linear controller; LDO section uses P-channel pass device (not N-channel); no temperature-compensated OCP | Lower gate-drive capability (0.5 A); fixed 300 kHz frequency; no SKIP mode or programmable FLT timing | Acceptable for cost-sensitive, low-power embedded apps; unsuitable for high-efficiency notebook or DSP designs |
Compared with TPS5110PWR, the TPS51220ARUKR offers greater current capacity and digital control but omits LDO integration and analog transient protection, while the RT8205AZQW provides basic dual-rail support without temperature-stable current limiting or active overshoot suppression - making TPS5110PWR uniquely suited for thermally demanding, fast-transient portable power.
Availability
TPS5110PWR is available at Aetrix Electronics and suitable for notebook PC power subsystems, DSP board development, consumer game system design, and industrial embedded peripheral supplies requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TPS5110PWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management ICs for computing and portable electronics.
The TPS5110PWR belongs to TI's notebook power controller product line, engineered specifically to consolidate high-efficiency buck regulation and fast-response LDO control into a single package for space- and thermal-constrained mobile platforms.
FAQ
What is the function of the FLT pin on the TPS5110PWR?
The FLT pin on the TPS5110PWR serves as the fault latch timer node. When overvoltage (OVP) or undervoltage (UVP) is detected at INV or INV_LDO, the internal current source charges an external capacitor connected to FLT. Once the capacitor voltage reaches 1.185 V, the TPS5110PWR latches both the SBRC and LDO drivers OFF. OVP uses a 125 µA source for fast response; UVP uses a 2.3 µA source for delayed shutdown - a key safety feature in the TPS5110PWR.
How does the TPS5110PWR achieve temperature-compensated overcurrent protection?
The TPS5110PWR achieves temperature-compensated overcurrent protection using an internal 13 µA current source (ITRIP) with a 3400 ppm/°C temperature coefficient. This current flows through an external resistor between VIN_SENSE and TRIP pins to generate a voltage threshold that tracks the RDS(on) drift of external MOSFETs. As temperature rises, the trip threshold increases proportionally - maintaining consistent current-limit accuracy across −40°C to 85°C without sense resistors. This behavior is explicitly specified in the TPS5110PWR datasheet.
Can the TPS5110PWR operate with only the LDO stage enabled?
Yes, the TPS5110PWR supports independent operation of the LDO stage. Grounding STBY (pin 8) disables the SBRC while leaving STBY_LDO (pin 9) floating or pulled HIGH enables the LDO controller. The LDO soft-start time is fixed at ~600 µs, and its output is regulated via INV_LDO using the same 0.85 V internal reference. The LDO can be powered from an external 1.1–3.6 V source applied to LDO_IN (pin 16), making it fully functional without the buck stage - a confirmed capability in the TPS5110PWR functional description.
What is the maximum duty cycle supported by the TPS5110PWR in PWM mode?
The TPS5110PWR supports a maximum duty cycle of 82% in PWM mode at fOSC = 300 kHz with VINV = 0 V, as measured under recommended operating conditions. This limit is defined by internal timing constraints and ensures reliable high-side driver operation and dead-time integrity. Duty cycle decreases slightly with rising junction temperature and input voltage - Figure 11 in the TPS5110PWR datasheet confirms 81–88% range across −40°C to 125°C, with 82% as the nominal max at 25°C.
Does the TPS5110PWR include built-in overshoot protection for the LDO output?
Yes, the TPS5110PWR includes dedicated LDO overshoot protection. When fast load-decrease transients cause the LDO output voltage to rise above regulation, the controller actively sinks current from the LDO_OUT pin (pin 13) to clamp the overshoot. This function is distinct from standard UVP/OVP and is implemented via internal circuitry that monitors LDO_OUT voltage relative to the 0.85 V reference. The TPS5110PWR datasheet explicitly states this feature prevents "a voltage hump at fast load decreasing transients" - a critical capability for powering noise-sensitive interfaces.
TPS5110PWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 300kHz
- Voltage/Current - Output 1:
- Controller
- Voltage/Current - Output 2:
- Controller
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.1V ~ 28V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
TPS5110PWR FAQ
1.How can I place an order for TPS5110PWR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS5110PWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS5110PWR reliable?
The price and inventory of TPS5110PWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS5110PWR is usually 5 days.
3.What payment methods are accepted for TPS5110PWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS5110PWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS5110PWR?
TPS5110PWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS5110PWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS5110PWR?
For technical support, including TPS5110PWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS5110PWR requirements.
6.How does Aetrix verify that TPS5110PWR is sourced from the original manufacturer or authorized distributors?
All TPS5110PWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS5110PWR meets industry standards.
7.What is the process for return or replacement of TPS5110PWR?
All TPS5110PWR units undergo pre-shipment inspection (PSI). If there is an issue with TPS5110PWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS5110PWR part is unused and in its original packaging.
Return procedure for TPS5110PWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS5110PWR Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
