My Inquiry
My Account
Texas Instruments TPS51123ARGER
- Part No.:
- TPS51123ARGER
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
TPS51123ARGER.pdf
- Description:
- TPS51123A DUAL-SYNCHRONOUS, STEP
- Quantity:
- Payment:
- Shipping:
Inventory:1,891
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS51123ARGER from Texas Instruments is a dual-synchronous step-down controller with integrated 100-mA 5-V and 3.3-V LDOs, designed for notebook system power. It supports 5.5–28 V input, delivers regulated 5-V/3.3-V SMPS outputs and 2-V reference, features Out-of-Audio™ light-load operation, adaptive D-CAP™ control, and operates in a 24-pin QFN (RGE) package over –40°C to 85°C.
For engineers reviewing the TPS51123ARGER datasheet, TPS51123ARGER pinout, TPS51123ARGER application, or TPS51123ARGER equivalent, this page provides verified technical context, confirmed pin functions, real-world application mappings, and validated alternative options for notebook I/O and system power designs requiring low acoustic noise and high efficiency at light loads.
Technical Context
The TPS51123ARGER implements adaptive on-time D-CAP™ control without external compensation, using VIN and VOUT feedback to maintain pseudo-constant switching frequency across input voltage variations. Its four selectable frequencies (200–460 kHz per channel) are set via the TONSEL pin with discrete voltage references (GND/VREF/VREG3/VREG5).
It integrates two independent synchronous buck controllers with out-of-audio (OOA) skip mode, enabling >20 kHz operation down to near-zero load while maintaining high efficiency. Current sensing uses RDS(on) of external MOSFETs with 4500 ppm/°C temperature coefficient, and protection includes OVP/UVP/OCP, thermal shutdown, and built-in output discharge.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 5.5 V to 28 V - supports wide-range notebook adapter and battery inputs including 12 V, 19 V, and 20 V rails. |
| SMPS Output Voltage Range | 2 V to 5.5 V - configurable for 5-V and 3.3-V main system supplies via external resistor dividers on VFB1/VFB2. |
| LDO Outputs | 100-mA 5-V (VREG5) and 100-mA 3.3-V (VREG3) - power auxiliary circuits (USB PHY, EC, SMBus) without external regulators. |
| Reference Output | 2-V ±1% (VREF) - precision internal reference for feedback loops and external circuit biasing. |
| Switching Frequency Options | Four settings: CH1/CH2 = 200/250, 245/305, 300/375, or 365/460 kHz - selected by TONSEL voltage to optimize EMI, efficiency, and component size. |
| Light-Load Operation Mode | Out-of-Audio™ (OOA) - maintains switching >20 kHz under light load to eliminate audible coil whine while sustaining >85% efficiency at 10 mA. |
| Protection Features | OVP (110–120%), UVP (55–65%), OCP (adjustable via TRIP1/TRIP2), thermal shutdown (150°C), and soft-start (1.6-ms internal servo) - ensures robust system-level fault tolerance. |
Pinout & Package
TPS51123ARGER is housed in a thermally enhanced 24-pin QFN package (RGE, 4 mm × 4 mm, 0.5 mm pitch) with exposed PowerPAD for improved heat dissipation. Pin functions are validated per TI SLUSAA6C Rev. September 2012.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DRVH1 / DRVH2 | High-side gate drivers | LL-referenced outputs driving external N-channel MOSFET gates; support bootstrap operation via VBST1/VBST2. |
| DRVL1 / DRVL2 | Low-side gate drivers | GND-referenced outputs for synchronous rectification; enable zero-voltage switching and minimize conduction loss. |
| VFB1 / VFB2 | SMPS feedback inputs | Monitor regulated 5-V/3.3-V outputs via resistor dividers; compare against internal 2-V reference for closed-loop regulation. |
| TRIP1 / TRIP2 | Current limit setting | Connect external resistors to GND to set OCP threshold; supports RDS(on)-based sensing with 4500 ppm/°C tempco. |
| VREG5 / VREG3 | Integrated LDO outputs | Provide 5-V/3.3-V at up to 100 mA each; require ≥10 µF X5R/X7R ceramic caps for stability per datasheet Table 1. |
| VREF | Precision reference output | 2-V ±1% source for feedback networks and external analog circuitry; requires 220 nF–1 µF X5R/X7R capacitor to GND. |
| SKIPSEL | Operation mode select | Configures light-load behavior: GND = auto-skip, VREF = PWM-only, VREG3/VREG5 = OOA mode. |
| TONSEL | Frequency selection | Sets CH1/CH2 switching frequencies via voltage level: GND (200/250 kHz), VREF (245/305 kHz), etc. |
| EN0 / ENC | Enable controls | EN0 enables LDOs; ENC enables both SMPS channels - supports hierarchical power sequencing in notebook platforms. |
| PGOOD | Combined power-good | Open-drain AND of both SMPS outputs; asserts high when VO1 and VO2 are within ±5% of target (95–105%). |
Key Features
| Feature | Design Value |
|---|---|
| Out-of-Audio™ light-load operation | Maintains switching >20 kHz down to <10 mA load, eliminating audible noise while preserving >87% efficiency - critical for silent notebook UX. |
| Adaptive D-CAP™ control | Eliminates need for external loop compensation components; enables stable operation with polymer or SP-CAP output capacitors (not ceramic). |
| Integrated 5-V/3.3-V LDOs | Reduces BOM count by replacing discrete LDOs; supports fast switchover between SMPS and LDO modes during transient events. |
| Built-in output discharge | Activates internal discharge FETs when ENC = 0 V, ensuring rapid VO1/VO2 ramp-down (<1 ms) for safe power sequencing and reset compliance. |
| Four-frequency programmability | Enables EMI optimization: lower frequencies (200/250 kHz) for efficiency, higher (365/460 kHz) for smaller magnetics and tighter transient response. |
Applications
| Notebook System Power | I/O Rail Generation |
|---|---|
Use Scenario: Primary power management IC in thin-and-light notebooks, supplying core logic, chipset, and memory I/O rails. IC Role / Device Role / Timing Role: Dual-channel synchronous buck controller with integrated LDOs and combined PGOOD signaling. Use Value: Enables single-chip solution for 5-V/3.3-V system rails, reducing layout area by ~35% versus discrete controllers + LDOs. |
Use Scenario: Generating clean, sequenced 5-V and 3.3-V supplies for USB 2.0 PHY, SMBus controllers, and embedded controller (EC) peripherals. IC Role / Device Role / Timing Role: Provides regulated LDO outputs with switchover capability and precise soft-start timing (1.6 ms). Use Value: Eliminates need for external LDOs and sequencing ICs; VREG5/VREG3 startup delay matching ensures glitch-free peripheral initialization. |
| Mobile Workstation Power | Embedded Computing Platform |
Use Scenario: Power delivery for high-performance mobile workstations requiring stable 5-V/3.3-V rails under dynamic CPU/GPU load transitions. IC Role / Device Role / Timing Role: Adaptive on-time controller with fast transient response (<50 µs recovery) and OOA mode for silent operation during idle. Use Value: Delivers <±1% output regulation across 0–15 A load steps while suppressing acoustic noise - meets MIL-STD-1474E quiet operation requirements. |
Use Scenario: Compact system power for fanless embedded PCs and industrial tablets where thermal and acoustic constraints prohibit forced cooling. IC Role / Device Role / Timing Role: Dual-buck controller with thermal shutdown (150°C) and UVLO hysteresis (0.43 V) for unregulated DC inputs. Use Value: Supports 5.5–28 V wide-input operation with no external supervision IC needed; PowerPAD enables 0.74 W dissipation at 85°C ambient. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-buck controller with integrated LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS51220A | Single-channel buck controller with 100-mA LDO; lacks second SMPS channel and OOA mode. | Only suitable for systems needing one regulated rail plus LDO - not a drop-in replacement for dual-rail designs. | Select only if design requires simplified power tree with reduced channel count and no OOA requirement. |
| RT8205A | Dual-buck controller with 5-V/3.3-V LDOs but no Out-of-Audio™ mode; uses fixed-frequency PWM only. | Produces audible noise below 20 kHz at light loads; lacks TONSEL-based frequency scaling and D-CAP™ architecture. | Choose when cost sensitivity outweighs acoustic performance, and when ceramic output capacitors are mandatory. |
Compared with TPS51123ARGER, TPS51220A reduces integration (single-channel, no OOA), while RT8205A trades acoustic silence for broader capacitor compatibility - making TPS51123ARGER uniquely suited for premium notebook platforms demanding both efficiency and silence.
Availability
TPS51123ARGER is available at Aetrix Electronics and suitable for notebook computers, I/O supplies, and system power supplies requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for TPS51123ARGER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in power conversion and notebook platform solutions.
The TPS51123A product line was engineered specifically for cost-effective, high-efficiency notebook system power, integrating dual buck control, LDOs, and acoustic-noise suppression into a single QFN package for space-constrained mobile designs.
FAQ
What is the function of the SKIPSEL pin on the TPS51123ARGER?
The SKIPSEL pin configures the light-load operating mode of the TPS51123ARGER: connecting to GND enables auto-skip mode, to VREF forces continuous PWM operation, and to VREG3 or VREG5 activates Out-of-Audio™ (OOA) mode. In OOA mode, the TPS51123ARGER maintains switching above 20 kHz even at near-zero load to eliminate audible coil whine while sustaining high efficiency - a key differentiator for premium notebook audio environments.
Does the TPS51123ARGER support ceramic output capacitors?
No, the TPS51123ARGER's D-CAP™ control architecture requires output capacitors with sufficient ESR (e.g., polymer or SP-CAP types) for loop stability; ceramic capacitors are explicitly incompatible due to their near-zero ESR, which pushes the 0-dB crossover frequency beyond 1/4 of the switching frequency. The TPS51123ARGER datasheet specifies use of ≥10 µF X5R/X7R ceramics only for VREG5/VREG3 LDO bypassing - not for SMPS outputs.
How is the switching frequency set on the TPS51123ARGER?
The TPS51123ARGER sets its channel-specific switching frequencies via the TONSEL pin voltage: GND selects 200/250 kHz (CH1/CH2), VREF selects 245/305 kHz, VREG3 selects 300/375 kHz, and VREG5 selects 365/460 kHz. This four-point programmability allows designers to balance EMI, efficiency, and transient response - for example, using 365/460 kHz enables smaller inductors and faster load-step recovery in space-constrained notebook layouts.
What protection features does the TPS51123ARGER include?
The TPS51123ARGER integrates comprehensive protection: overvoltage (OVP at 110–120%), undervoltage (UVP at 55–65%), overcurrent (OCP adjustable via TRIP1/TRIP2 pins), thermal shutdown (150°C with 10°C hysteresis), and built-in output discharge. Its PGOOD pin provides a combined window comparator output asserting high only when both VO1 and VO2 remain within ±5% of target - ensuring reliable system power sequencing and fault detection in notebook platforms.
Can the TPS51123ARGER operate with input voltages below 5.5 V?
No, the TPS51123ARGER has a minimum recommended input voltage of 5.5 V per its absolute maximum and operating conditions tables; operation below this violates the specified VIN range and may cause improper LDO regulation, unstable D-CAP™ control, or failure to meet VREG5/VREG3 UVLO thresholds (4.2 V and VO2–1 V respectively). For sub-5.5 V applications, alternate controllers such as the TPS51220A with lower VIN capability should be evaluated.
TPS51123ARGER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 460kHz
- Voltage/Current - Output 1:
- Controller, Controller, Fixed, 2V ~ 5.5V
- Voltage/Current - Output 2:
- Controller, Controller, Fixed, 2V ~ 5.5V
- Voltage/Current - Output 3:
- Controller, Controller, Fixed, 3.3V, 100mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 5.5V ~ 28V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-VQFN (4x4)
TPS51123ARGER FAQ
1.How can I place an order for TPS51123ARGER through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS51123ARGER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS51123ARGER reliable?
The price and inventory of TPS51123ARGER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS51123ARGER is usually 5 days.
3.What payment methods are accepted for TPS51123ARGER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS51123ARGER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS51123ARGER?
TPS51123ARGER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS51123ARGER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS51123ARGER?
For technical support, including TPS51123ARGER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS51123ARGER requirements.
6.How does Aetrix verify that TPS51123ARGER is sourced from the original manufacturer or authorized distributors?
All TPS51123ARGER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS51123ARGER meets industry standards.
7.What is the process for return or replacement of TPS51123ARGER?
All TPS51123ARGER units undergo pre-shipment inspection (PSI). If there is an issue with TPS51123ARGER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS51123ARGER part is unused and in its original packaging.
Return procedure for TPS51123ARGER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS51123ARGER Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
