My Inquiry
My Account
Texas Instruments TPS51275CRUKT
- Part No.:
- TPS51275CRUKT
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 20-WFQFN Exposed Pad
- Datasheet:
-
TPS51275CRUKT.pdf
- Description:
- IC REG QUAD BUCK/LNR SYNC 20WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:750
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS51275CRUKT from Texas Instruments is a dual synchronous step-down controller with integrated 5-V/3.3-V LDOs, designed for notebook and tablet power supplies. It delivers 5 V and 3.3 V outputs (±10% adjustable), supports 5–24 V input, features adaptive on-time D-CAP™ control, and provides a 260-kHz VCLK output for external charge-pump gate drive.
For engineers reviewing the TPS51275CRUKT datasheet, TPS51275CRUKT pinout, TPS51275CRUKT application, or TPS51275CRUKT equivalent, this device is selected for high-efficiency dual-rail system power with fast transient response, built-in LDOs for analog biasing, and auto-skip light-load operation - critical for portable computing power architecture validation.
Technical Context
The TPS51275CRUKT implements adaptive on-time D-CAP™ control without external compensation, enabling stable regulation with polymer or specialty capacitors. Its two independent buck channels operate at 300 kHz (CH1, 5 V) and 355 kHz (CH2, 3.3 V) in CCM, with minimum off-time of 200–500 ns and on-time extension up to 4× (CH1) or 3× (CH2) for low-input-voltage duty-cycle support.
It integrates low-side RDS(on) current sensing with temperature-compensated 10 µA CS current (4500 ppm/°C), enabling accurate valley-current OCL detection. The device includes dedicated EN1/EN2 inputs, separate OC setting terminals, and non-latch OVP/UVP/OCP/OTP/UVLO protections - all coordinated with a combined PGOOD flag.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input voltage range | 5 V to 24 V - supports wide-input notebook adapter and battery-derived rails without pre-regulation. |
| Output voltages | 5 V and 3.3 V (±10% adjustable) - programmable via external resistor dividers for precise system rail compliance. |
| Switching frequencies | CH1: 300 kHz, CH2: 355 kHz - fixed-frequency CCM operation optimized for efficiency and EMI in portable systems. |
| VCLK frequency | 260 kHz - drives external charge pump to generate gate drive voltage, reducing main converter losses. |
| LDO outputs | VREG5: 4.85–5.10 V / 150 mA max; VREG3: 3.217–3.383 V / 150 mA max - always-on bias supplies for internal circuitry and gate drivers. |
| Reference accuracy | ±1% over temperature - ensures tight output regulation across –40°C to 85°C operating range. |
| Soft-start time | 0.91 ms (ramp-up: 0.78 ms) - controlled voltage servo prevents inrush current during power-up sequencing. |
Pinout & Package
TPS51275CRUKT is housed in a 20-pin, 3 mm × 3 mm QFN package (RUK) with exposed thermal pad soldered to PCB ground plane for thermal management.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS1, CS2 | Current sense input | Sets OCL trip level via external resistor; sources 10 µA (temp-compensated) for RDS(on)-based valley-current sensing. |
| DRVH1/DRVH2, DRVL1/DRVL2 | Gate driver outputs | High- and low-side MOSFET drivers with 3.0 Ω/1.9 Ω (DRVH), 3.0 Ω/0.9 Ω (DRVL) typical on-resistance for efficient switching. |
| EN1, EN2 | Enable inputs | Independent TTL-compatible enables (1.6 V ON threshold) for sequenced channel activation and power-state control. |
| VFB1, VFB2 | Feedback inputs | Monitor regulated output voltage; compare against 2.00 V internal reference for closed-loop PWM control. |
| VREG5, VREG3 | LDO outputs | Always-on 5-V/3.3-V regulators supply gate drivers (VREG5) and internal analog circuitry (VREG3); require ≥1 µF ceramic bypass. |
| VCLK | Clock output | 260-kHz open-drain clock signal referenced to VO1 - used to drive external charge-pump for high-side gate voltage boosting. |
| PGOOD | Power-good indicator | Open-drain flag asserting high when both outputs reach 95–112.5% of target - enables system-level power sequencing and fault reporting. |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP™ adaptive on-time control | Eliminates need for external loop compensation components; enables stable operation with polymer/specialty capacitors (not ceramic). |
| Auto-skip light-load mode | Maintains high efficiency at light loads by reducing switching frequency smoothly - no audible noise or output ripple increase. |
| Integrated 5-V/3.3-V LDOs | 100-mA VREG5 powers gate drivers; 100-mA VREG3 supplies internal analog blocks - both always-on for fast wake-up capability. |
| Low-side RDS(on) current sensing | Temperature-compensated 10 µA CS current enables accurate, cost-effective valley-current OCL detection without sense resistors. |
| Dedicated OC and enable terminals | Separate CS1/CS2 and EN1/EN2 pins allow independent channel configuration, sequencing, and protection tuning per rail. |
Applications
| Mobile CPU Core Power | Notebook System Agent Rail |
|---|---|
|
Use Scenario: Powers Intel Core i-series CPU core voltage (VCCIN) in ultrabook platforms with dynamic load steps up to 10 A/µs. IC Role / Device Role / Timing Role: Dual-channel synchronous buck controller delivering tightly regulated 1.0–1.3 V (via external divider) and auxiliary 3.3 V for chipset I/O. Use Value: Adaptive on-time D-CAP™ control ensures sub-100-ns transient response; VCLK drives charge pump to sustain >10 V gate drive under heavy load. |
Use Scenario: Supplies 3.3 V system agent (SA) and 5 V PCIe reference rails in Windows-based 2-in-1 convertible notebooks. IC Role / Device Role / Timing Role: Dual-output controller with independent EN1/EN2 enables staggered rail bring-up aligned with BIOS power sequencing requirements. Use Value: Always-on VREG3/VREG5 guarantees immediate analog block readiness; PGOOD combines both rails into single system status flag. |
| Tablet SoC PMIC Companion | Embedded Industrial Display Controller |
|
Use Scenario: Provides primary 5 V and 3.3 V rails for ARM-based SoC (e.g., Qualcomm Snapdragon) in Android tablets with USB-C PD input. IC Role / Device Role / Timing Role: Secondary power controller handling non-core rails while main PMIC manages battery charging and core logic. Use Value: Auto-skip mode extends battery runtime at idle; 5–24 V input range accommodates variable USB-C PD negotiation voltages. |
Use Scenario: Powers FPGA-configurable display interface (LVDS/TTL) and touch controller in medical-grade industrial panel PCs. IC Role / Device Role / Timing Role: Dual-buck controller with robust OVP/UVP/OCP/OTP ensures fail-safe operation in fanless, sealed enclosures. Use Value: Non-latch UVLO and thermal shutdown protect against brownouts and enclosure overheating; QFN-20 package supports compact 4-layer PCB layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS51275RUKT | Same silicon, auto-skip mode, VREG3 only always-on (VREG5 enabled by EN1/EN2) | Lacks always-on VREG5 - unsuitable where gate driver bias must persist during deep sleep | Select when system requires lower quiescent current and VREG5 can be gated with main rail enable |
| TPS51275BRUKT | Same silicon, Out-of-Audio™ (OOA) light-load mode instead of auto-skip; VREG3/VREG5 both always-on | Switching remains above 20 kHz at light loads - eliminates audible coil whine in noise-sensitive environments | Select for premium audio/video tablets or medical displays requiring silent operation at standby |
Compared with TPS51275RUKT, TPS51275CRUKT adds always-on VREG5 for guaranteed gate-driver readiness, while TPS51275BRUKT trades auto-skip for OOA mode to suppress acoustic noise - making TPS51275CRUKT optimal for balanced efficiency and fast wake-up in mainstream notebooks.
Availability
TPS51275CRUKT is available at Aetrix Electronics and suitable for notebook computers, tablet computers, and embedded industrial display controllers requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS51275CRUKT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion for portable and industrial systems.
The TPS51275 family targets notebook and tablet system-power solutions, integrating dual buck control, LDOs, and charge-pump clock generation to minimize external component count and simplify power architecture design.
FAQ
What is the key functional difference between TPS51275CRUKT and TPS51275RUKT?
The TPS51275CRUKT features always-on VREG5 and auto-skip light-load operation, whereas TPS51275RUKT enables VREG5 only when EN1 or EN2 is asserted. This makes TPS51275CRUKT suitable for designs requiring continuous gate-driver bias during system sleep states, improving wake-up latency and reliability in portable computing applications.
Does TPS51275CRUKT support ceramic output capacitors?
No - TPS51275CRUKT's D-CAP™ control loop is optimized for polymer or specialty electrolytic capacitors with ESR ≥10 mΩ. Ceramic capacitors yield too-high 0-dB loop crossover frequency (>700 kHz), risking instability. The datasheet explicitly recommends organic semiconductor or specialty polymer capacitors for stable operation.
How does the VCLK output function in TPS51275CRUKT?
The VCLK pin delivers a 260-kHz square wave referenced to VO1, activated when EN1 goes high. It drives external charge-pump circuits to generate boosted gate-drive voltage for high-side N-MOSFETs, reducing conduction loss and improving efficiency - especially critical under high-current, low-VIN conditions in notebook adapters.
What protection features are included in TPS51275CRUKT?
TPS51275CRUKT integrates cycle-by-cycle overcurrent limiting (OCL), output overvoltage (OVP) and undervoltage (UVP) protection, non-latch VIN/VREG5/VREG3 UVLO, and overtemperature shutdown (155°C). All protections are non-latching except UVP, which latches after 250 µs below threshold to prevent false triggering during startup transients.
Can TPS51275CRUKT be used for non-5V/3.3V output configurations?
Yes - while optimized for 5 V and 3.3 V, TPS51275CRUKT supports ±10% adjustable outputs via external resistor dividers on VFB1/VFB2. Output voltages down to ~1.0 V are achievable (e.g., for CPU core rails), provided feedback divider ratio and stability criteria (D-CAP™ capacitor ESR requirements) are met per TI Application Report SLVA622.
TPS51275CRUKT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- D-CAP™
- Package/Case:
- 20-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 300kHz, 355kHz
- Voltage/Current - Output 1:
- Controller
- Voltage/Current - Output 2:
- Controller
- Voltage/Current - Output 3:
- 3.3V, 100mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 5V ~ 24V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-WQFN (3x3)
TPS51275CRUKT FAQ
1.How can I place an order for TPS51275CRUKT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS51275CRUKT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS51275CRUKT reliable?
The price and inventory of TPS51275CRUKT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS51275CRUKT is usually 5 days.
3.What payment methods are accepted for TPS51275CRUKT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS51275CRUKT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS51275CRUKT?
TPS51275CRUKT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS51275CRUKT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS51275CRUKT?
For technical support, including TPS51275CRUKT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS51275CRUKT requirements.
6.How does Aetrix verify that TPS51275CRUKT is sourced from the original manufacturer or authorized distributors?
All TPS51275CRUKT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS51275CRUKT meets industry standards.
7.What is the process for return or replacement of TPS51275CRUKT?
All TPS51275CRUKT units undergo pre-shipment inspection (PSI). If there is an issue with TPS51275CRUKT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS51275CRUKT part is unused and in its original packaging.
Return procedure for TPS51275CRUKT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS51275CRUKT Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
