Texas Instruments TPS51275RUKR
- Part No.:
- TPS51275RUKR
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 20-WFQFN Exposed Pad
- Datasheet:
-
TPS51275RUKR.pdf
- Description:
- IC REG QUAD BUCK/LNR SYNC 20WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,389
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS51275RUKR from Texas Instruments is a dual synchronous step-down controller with integrated 5-V and 3.3-V LDOs, designed for notebook and tablet power supplies. It operates from 5 V to 24 V input, delivers regulated 5 V and 3.3 V outputs (±10% adjustability), features adaptive on-time D-CAP™ control, and includes a 260-kHz VCLK output for external charge-pump gate drive.
For engineers reviewing the TPS51275RUKR datasheet, TPS51275RUKR pinout, TPS51275RUKR application, or TPS51275RUKR equivalent, key selection considerations include its auto-skip light-load operation, separate EN1/EN2 control, ±1% reference accuracy, built-in output discharge, and 20-pin 3 mm × 3 mm QFN (RUK) package with thermal pad.
Technical Context
The TPS51275RUKR implements adaptive on-time D-CAP™ control without external compensation, using internal 2.0-V reference and low-side RDS(on) current sensing. Its two independent buck channels operate at 300 kHz (CH1, 5 V) and 355 kHz (CH2, 3.3 V) in CCM, with minimum off-time of 200–500 ns and on-time extension up to 4× (CH1) or 3× (CH2) for high-duty-cycle support.
It integrates two 100-mA LDOs: VREG3 is always-on; VREG5 is enabled by EN1 or EN2 and supports switchover to VO1 when conditions are met. Protection includes OVP (112.5–117.5%), UVP (55–65%), non-latch UVLO (VIN = 4.58 V), OTP (155 °C), and cycle-by-cycle OCP via temperature-compensated CS current sensing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input voltage range | 5 V to 24 V - supports wide-input notebook adapter and battery-derived rails. |
| Output voltages | 5.0 V and 3.3 V (±10% adjustable) - powers core logic, I/O, and peripheral rails in portable systems. |
| Switching frequency | CH1: 300 kHz, CH2: 355 kHz - balances efficiency, size, and transient response for dual-rail designs. |
| VCLK frequency | 260 kHz - drives external charge pump to generate gate drive voltage without loading main converters. |
| Reference accuracy | ±1% over –40°C to 85°C - ensures tight output regulation across temperature and load. |
| LDO outputs | VREG3: 3.3 V / 100 mA (always-on); VREG5: 5.0 V / 100 mA (EN-controlled) - supplies internal analog circuitry and gate drivers. |
| Soft-start time | 0.91 ms - controls inrush current during power-up and prevents system brownout. |
Pinout & Package
TPS51275RUKR is housed in a 20-pin, 3 mm × 3 mm QFN package (RUK) with exposed thermal pad soldered to PCB ground plane for thermal management.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS1, CS2 | Overcurrent sense inputs | Set valley OCL trip level via external resistor; enable temperature-compensated RDS(on) sensing. |
| DRVH1/DRVH2 | High-side gate drivers | Drive external N-channel MOSFETs; DRVH1 sources 3.0 Ω, sinks 1.9 Ω (VBST-referenced). |
| DRVL1/DRVL2 | Low-side gate drivers | Drive synchronous rectifiers; DRVL1 sinks 0.9 Ω (VREG5-referenced), enabling efficient CCM/DCM transition. |
| EN1, EN2 | Independent channel enables | Logic-level inputs (1.6 V ON threshold); allow staggered startup and rail sequencing in multi-rail systems. |
| VFB1, VFB2 | Feedback inputs | Monitor output voltage via resistor divider; regulate to internal 2.0-V reference with ±1% accuracy. |
| VREG3, VREG5 | Integrated LDO outputs | VREG3: always-on 3.3 V for internal analog bias; VREG5: 5 V for gate drivers, enabled by EN1/EN2. |
| VCLK | Clock output | 260-kHz open-drain signal referenced to VO1; used to clock external charge-pump circuits. |
| PGOOD | Power-good flag | Open-drain output asserting high when both outputs reach 95–112.5% of target; enables system power sequencing. |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP™ adaptive on-time control | Eliminates need for external loop compensation components; enables stable operation with polymer or OS-CON capacitors. |
| Auto-skip light-load mode | Reduces switching frequency below audible range during light loads while maintaining low output ripple and high efficiency. |
| Integrated 3.3-V/5-V LDOs | VREG3 always-on provides robust bias for internal circuitry; VREG5 supports gate drive and switchover to VO1 for improved efficiency. |
| Separate EN1/EN2 control | Enables independent sequencing of 5-V and 3.3-V rails - critical for CPU/I/O power sequencing in notebooks. |
| Built-in output discharge | Internal MOSFETs actively discharge VO1 and SW2 when disabled, ensuring fast, controlled rail shutdown per Intel VR spec. |
Applications
| Notebook System Power | Tablet Core Voltage Regulation |
|---|---|
Use Scenario: Dual-rail power solution for Intel Core i-series platforms requiring tightly sequenced 5-V and 3.3-V supplies with fast transient response. IC Role / Device Role / Timing Role: Primary dual-buck controller managing CPU core auxiliary rails and chipset I/O power, with PGOOD coordination and soft-start timing. Use Value: Enables single-chip replacement of discrete controllers + LDOs, reducing BOM count by ≥7 components and PCB area by >30%. | Use Scenario: Compact, high-efficiency power delivery for ARM-based tablets where space and thermal constraints limit discrete solutions. IC Role / Device Role / Timing Role: Central power manager generating 5-V USB-peripheral rail and 3.3-V SoC interface rail with independent enable control. Use Value: Delivers >90% peak efficiency at 5-A load and maintains <2% output deviation under 10-A/µs load steps due to D-CAP™ architecture. |
| Embedded Controller Power | Industrial HMI Display Supply |
Use Scenario: Reliable, low-noise 3.3-V supply for microcontrollers and communication peripherals in fanless embedded gateways. IC Role / Device Role / Timing Role: Always-on VREG3 LDO powers MCU core and RTC; CH2 generates clean 3.3-V rail with UVLO hysteresis and thermal shutdown. Use Value: Eliminates need for external 3.3-V LDO and reduces standby current to 95 µA (TPS51275 variant), extending battery life in backup modes. | Use Scenario: Dual-output power for LCD timing controller (5 V) and touch controller (3.3 V) in industrial HMIs operating across –40°C to 85°C. IC Role / Device Role / Timing Role: Dual-channel controller with guaranteed operation over full industrial temp range and ±1% reference stability. Use Value: Meets EN55022 Class B EMI requirements via fixed-frequency operation and integrated gate drivers minimizing layout noise. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS51275BRUKR | Uses Out-of-Audio™ (OOA) light-load mode instead of auto-skip; VREG5 is always-on. | Better suited for noise-sensitive audio subsystems where sub-20-kHz switching must be avoided. | Select when acoustic noise from light-load switching is unacceptable and VREG5 must remain active during CH1/CH2 disable. |
| TPS51275CRUKR | Identical auto-skip operation to TPS51275RUKR but adds dedicated OC setting terminals for independent current-limit tuning. | Preferred for designs requiring asymmetric OCP thresholds between 5-V and 3.3-V rails. | Choose when precise, channel-specific overcurrent protection is required - e.g., protecting high-current 5-V USB ports vs. low-current 3.3-V sensors. |
Compared with TPS51275BRUKR and TPS51275CRUKR, the TPS51275RUKR offers the baseline auto-skip functionality with standard OC configuration, making it optimal for cost-sensitive notebook designs where VREG5 enable sequencing and simple OCP tuning are sufficient.
Availability
TPS51275RUKR is available at Aetrix Electronics and suitable for notebook computers, tablet computers, embedded controller power, and industrial HMI display supply requiring stable component supply and long-term production continuity.
Supply support for TPS51275RUKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management ICs for computing and portable electronics.
The TPS51275 family was designed specifically for high-density, cost-optimized dual-rail power solutions in thin-and-light notebooks and tablets, integrating controller, gate drivers, LDOs, and protection in a single QFN package.
FAQ
What is the primary function of the TPS51275RUKR in a power supply design?
The TPS51275RUKR serves as a dual synchronous step-down controller that generates regulated 5-V and 3.3-V outputs from a 5–24-V input. It integrates gate drivers, 100-mA LDOs (VREG3 always-on, VREG5 EN-controlled), VCLK clock output, and comprehensive protection - eliminating discrete components needed for notebook and tablet power rails. Its D-CAP™ control enables stable operation with minimal external parts.
Does the TPS51275RUKR support independent enable control for its two output channels?
Yes, the TPS51275RUKR provides separate EN1 and EN2 inputs to independently enable or disable the 5-V (CH1) and 3.3-V (CH2) buck channels. This allows precise power sequencing - for example, enabling VREG3 first, then CH2 for I/O, then CH1 for core logic - meeting Intel VR and ACPI specifications. EN thresholds are 1.6 V (ON) and 0.3 V (OFF) with ±1-µA input current.
How does the TPS51275RUKR handle light-load efficiency optimization?
The TPS51275RUKR uses auto-skip mode to reduce switching frequency during light loads, maintaining high efficiency without increasing output voltage ripple. Unlike fixed-frequency operation, auto-skip extends off-time while preserving on-time, allowing seamless transition into discontinuous conduction mode. This avoids audible noise and improves efficiency below ~10% load - critical for battery-powered notebook idle states.
What is the role of the VCLK pin on the TPS51275RUKR, and how is it used?
The VCLK pin on the TPS51275RUKR outputs a 260-kHz square wave referenced to VO1, intended to drive an external charge-pump circuit. When EN1 is asserted, VCLK activates and provides timing for generating boosted gate-drive voltage (e.g., 10–12 V) for high-side N-MOSFETs - reducing reliance on bootstrap capacitors and improving high-duty-cycle performance. If unused, the pin may be left floating.
Can the TPS51275RUKR's VREG5 LDO be powered from the 5-V output rail instead of VIN?
Yes, the TPS51275RUKR supports VREG5 switchover: when CH1 PGOOD is high, CH1 is not in overcurrent, and VO1 exceeds VREG5 − 1 V, the internal switchover MOSFET connects VREG5 to VO1 and disables the internal 5-V LDO regulator. This improves system efficiency by eliminating LDO dropout loss. VREG3 input also switches from VIN to VO1 in this state, reducing overall quiescent current.
TPS51275RUKR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- D-CAP™
- Package/Case:
- 20-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 300kHz, 355kHz
- Voltage/Current - Output 1:
- Controller
- Voltage/Current - Output 2:
- Controller
- Voltage/Current - Output 3:
- 3.3V, 100mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 5V ~ 24V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-WQFN (3x3)
TPS51275RUKR FAQ
1.How can I place an order for TPS51275RUKR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS51275RUKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS51275RUKR reliable?
The price and inventory of TPS51275RUKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS51275RUKR is usually 5 days.
3.What payment methods are accepted for TPS51275RUKR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS51275RUKR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS51275RUKR?
TPS51275RUKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS51275RUKR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS51275RUKR?
For technical support, including TPS51275RUKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS51275RUKR requirements.
6.How does Aetrix verify that TPS51275RUKR is sourced from the original manufacturer or authorized distributors?
All TPS51275RUKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS51275RUKR meets industry standards.
7.What is the process for return or replacement of TPS51275RUKR?
All TPS51275RUKR units undergo pre-shipment inspection (PSI). If there is an issue with TPS51275RUKR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS51275RUKR part is unused and in its original packaging.
Return procedure for TPS51275RUKR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS51275RUKR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
