My Inquiry
My Account
Texas Instruments TPS5130PT
- Part No.:
- TPS5130PT
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 48-LQFP
- Datasheet:
-
TPS5130PT.pdf
- Description:
- IC REG QUAD BUCK/LNR SYNC 48LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,434
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS5130PT from Texas Instruments is a quad-output power management IC integrating three synchronous buck regulator controllers (SBRC) and one LDO controller for notebook PC and portable DSP power rails. It supports 4.5 V–28 V input, delivers 0.9 V–5.5 V adjustable switcher outputs and 0.9 V–2.5 V LDO output, features ±1.5% reference accuracy, 300–500 kHz PWM operation, and programmable overcurrent/overvoltage/undervoltage protection - deployed in multi-rail CPU core/I/O voltage sequencing.
For engineers reviewing the TPS5130PT datasheet, TPS5130PT pinout, TPS5130PT application, or TPS5130PT equivalent, this page provides verified technical context on phase-interleaved buck control, LDO gate drive capability, integrated 5-V/3.3-V linear regulators, dead-time–managed N-MOSFET drivers, and fault-latch timing behavior critical for battery-powered system stability and thermal design.
Technical Context
The TPS5130PT implements three independent SBRC channels with 180° phase interleaving to minimize input ripple and reduce required bulk capacitance. Each channel uses a high-speed error amplifier (2.5 MHz unity-gain bandwidth), programmable current-limit via external TRIP resistors (13 µA typ.), and auto PWM/SKIP mode selection via PWM_SEL pin.
Its LDO controller drives an external N-channel MOSFET with overshoot suppression, current-limit threshold (50 mV), and shared FLT latch logic. Integrated 5-V and 3.3-V linear regulators supply internal circuitry and bootstrap bias; both support standby control (STBY_VREF5/STBY_VREF3.3) and UVLO (4.2 V/4.1 V thresholds).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V–28 V for switchers; 1.1 V–3.6 V for LDO - enables direct connection to wide-input battery or adapter rails |
| Output Voltage Range | 0.9 V–5.5 V (switchers); 0.9 V–2.5 V (LDO) - supports modern low-voltage CPU cores and I/O domains |
| Switching Frequency | 300–500 kHz (PWM mode) - balances efficiency, EMI, and inductor size in space-constrained notebooks |
| Reference Accuracy | ±1.5% at 25°C - ensures tight output regulation across load transients without external trimming |
| Driver Output Current | 1.2 A sink/source (high-side); 1.5 A sink/source (low-side) - drives low-rDS(on) N-MOSFETs with minimal gate resistance |
| Powergood Threshold | ±7% of 0.85 V reference - provides reliable rail monitoring for system reset and sequencing logic |
| Quiescent Current | 3 mA typical (active), 250 µA standby, <10 nA shutdown - extends battery life during light-load or suspend states |
Pinout & Package
TPS5130PT is housed in a 48-pin Plastic Thin Quad Flat Package (TQFP-PT), thermally rated for 3210 mW at TA ≤ 25°C with 25.7 mW/°C derating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INV1/2/3 | Inverting input for SBRC error amplifiers | Direct feedback node for output voltage regulation; also input to OVP/UVP/PG comparators per channel |
| LH1/2/3 | Bootstrap capacitor connection | Provides floating 5-V bias for high-side N-MOSFET gate drive; requires external flying capacitor |
| LL1/2/3 | High-side driver return & current sense | Connects to high-/low-side MOSFET junction; serves as current comparator input for cycle-by-cycle OCP |
| OUT1_u/2_u/3_u | High-side gate drive output | 1.2 A capable driver output; must be isolated via 5–10 Ω resistor to suppress switching noise |
| OUT1_d/2_d/3_d | Low-side gate drive output | 1.5 A capable driver output; referenced to OUTGNDx; no series gate resistor needed for ZVS turn-on |
| LDO_GATE | LDO pass transistor gate driver | Drives external N-MOSFET gate; includes overshoot protection by sinking charge from LDO_OUT |
| PGOUT | Open-drain powergood output | Asserts low when any regulated output deviates >±7% from 0.85 V reference; requires external pull-up |
| FLT | Fault latch timer capacitor node | Charges via OVP (125 µA) or UVP (2.3 µA) current source; triggers latched shutdown upon threshold crossing |
Key Features
| Feature | Design Value |
|---|---|
| Three-phase interleaved SBRC | Reduces input RMS current by ~40% vs. single-phase, enabling smaller input capacitors and lower EMI |
| Auto PWM/SKIP mode | Maintains >85% efficiency at 10 mA load via hysteretic skip control - eliminates light-load switching losses |
| Integrated 5-V/3.3-V LDOs | Supply internal logic, REF, and bootstrap bias; eliminate need for external bias rails in compact designs |
| Temperature-compensated OCP | TRIP current (13 µA typ.) has +3400 ppm/°C TC - matches MOSFET rDS(on) drift for stable current limit across temperature |
| Programmable PG delay | External capacitor on PG_DELAY sets propagation delay (6.5 µs H→L, 16 µs L→H) for sequenced power-up |
| Dead-time control | Fixed 100 ns non-overlap between high-/low-side drivers - prevents shoot-through in N-MOSFET half-bridges |
Applications
| Notebook CPU Core Power | DSP I/O Domain Supply |
|---|---|
Use Scenario: Dual-core mobile processor requiring independent 1.2 V core and 1.8 V I/O rails with fast transient response. IC Role / Device Role / Timing Role: TPS5130PT configures CH1 as 1.2 V core buck and CH2 as 1.8 V I/O buck; LDO supplies auxiliary 1.5 V logic. Use Value: Phase interleaving reduces input ripple by 50%, allowing 22 µF ceramic input cap instead of 100 µF tantalum - cuts board area and cost. |
Use Scenario: Portable audio DSP needing clean, low-noise 3.3 V analog supply and 1.2 V digital supply with soft-start sequencing. IC Role / Device Role / Timing Role: TPS5130PT uses internal 3.3 V LDO for analog rail and CH3 buck for digital rail; SS_STBYx pins coordinate ramp timing. Use Value: Integrated 3.3 V LDO eliminates external regulator; ±7% PG threshold ensures DSP reset only after both rails stabilize within spec. |
| Game Console SoC Power | Industrial Handheld Terminal |
Use Scenario: Multi-core application SoC in handheld gaming device requiring 0.9 V GPU, 1.1 V CPU, and 2.5 V memory interface rails. IC Role / Device Role / Timing Role: TPS5130PT assigns CH1/CH2/CH3 to GPU/CPU/memory rails; LDO supplies 1.8 V PHY interface. Use Value: Shared FLT latch ensures coordinated shutdown during overvoltage - prevents partial rail collapse that could corrupt SoC state. |
Use Scenario: Ruggedized industrial terminal with Li-ion battery input (3.0–4.2 V) and 5 V system bus requiring efficient step-down and LDO post-regulation. IC Role / Device Role / Timing Role: TPS5130PT uses REG5V_IN bypass mode with external 5 V; CH1 buck generates 3.3 V, LDO delivers 2.5 V sensor rail. Use Value: Standby current <250 µA extends battery runtime in sleep mode; UVLO on REG5V_IN prevents brownout-induced resets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail DC/DC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS51220RGER | Single 3-phase buck controller (no LDO); 0.6 V–5.5 V output; 300–1000 kHz; no integrated 5-V/3.3-V LDOs | Requires external LDO for auxiliary rails; lacks integrated bias regulators - increases BOM count | Choose when only high-current buck rails are needed and board space allows discrete LDOs |
| ISL6269CRZ | Triple buck + dual LDO; 0.5 V–5.0 V output; 300–1000 kHz; supports Intel VR12.5; no phase interleaving | Designed for Intel CPU platforms; lacks 180° interleaving - higher input ripple than TPS5130PT | Prefer for Intel-based notebooks where VR12.5 compliance is mandatory |
Compared with TPS5130PT, TPS51220RGER offers higher frequency flexibility but removes LDO integration and fault coordination, while ISL6269CRZ adds VR12.5 support at the cost of interleaving benefits - TPS5130PT remains optimal for cost-sensitive, battery-powered systems requiring tightly coupled multi-rail control and low quiescent current.
Availability
TPS5130PT is available at Aetrix Electronics and suitable for notebook PCs, portable DSP systems, and consumer game consoles requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS5130PT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management solutions, with decades of expertise in high-efficiency DC/DC conversion and portable power architecture.
The TPS5130PT belongs to TI's notebook power management IC family, designed specifically for multi-rail voltage sequencing, battery-life optimization, and robust fault handling in space- and thermal-constrained portable computing platforms.
FAQ
What is the maximum supported switching frequency of the TPS5130PT?
The TPS5130PT operates up to 500 kHz in fixed PWM mode, set by the external CT capacitor. At 300 kHz (typical with 44 pF), it achieves optimal balance between MOSFET switching loss and inductor size. Frequency scaling beyond 500 kHz is not supported - exceeding this limit risks instability due to reduced loop gain margin and increased gate drive losses in the integrated drivers. The TPS5130PT datasheet specifies 300–500 kHz as the validated range.
How does the TPS5130PT implement overcurrent protection for its buck channels?
The TPS5130PT uses resistor-programmable, temperature-compensated current limiting: an internal 13 µA (typ.) current source flows through an external resistor between VIN_SENSEx and TRIPx pins to set the voltage threshold. During low-side conduction, the high-side current comparator monitors the MOSFET drain-source voltage against this threshold. If exceeded, the low-side pulse extends; if repeated in the next cycle, the high-side pulse terminates - preventing sustained overcurrent. This method avoids sense resistors in the power path.
Can the TPS5130PT drive high-side P-channel MOSFETs?
No, the TPS5130PT is designed exclusively for N-channel high-side MOSFETs. Its LHx pins supply bootstrap bias referenced to LLx (the high-/low-side junction), and OUTx_u outputs are optimized for N-MOS gate drive with 1.2 A sink/source capability. Driving P-MOS would require inverted logic, negative gate drive, and incompatible bootstrap topology - none of which are supported. External level-shifting circuits are not recommended due to timing and reliability constraints.
What is the purpose of the STBY_LDO pin on the TPS5130PT?
The STBY_LDO pin is a logic-level input that places the LDO controller into ultra-low-power standby mode when pulled low. In standby, the LDO_GATE output disables, LDO_CUR sensing halts, and quiescent current drops below 1 µA. This allows independent power gating of the LDO rail while keeping SBRC channels active - essential for dynamic power management in systems where I/O voltage must be retained while core logic sleeps. The pin accepts standard CMOS logic levels (VIL < 0.3 V, VIH > 2.2 V).
Does the TPS5130PT include built-in thermal shutdown protection?
The TPS5130PT does not feature dedicated thermal shutdown circuitry. Instead, it relies on overcurrent protection with temperature compensation (TRIP current TC = +3400 ppm/°C) and overvoltage/undervoltage fault latching via the FLT pin to prevent thermal runaway. System-level thermal management must be implemented externally - e.g., by monitoring die temperature with an external sensor or designing PCB copper pour and airflow to maintain junction temperature ≤ 150°C under worst-case load. The package dissipation rating (1670 mW at 85°C) defines the safe operating envelope.
TPS5130PT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-LQFP
- Packaging:
- Bulk
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (3), Linear (LDO) (1)
- Number of Outputs:
- 4
- Frequency - Switching:
- 300kHz
- Voltage/Current - Output 1:
- Controller
- Voltage/Current - Output 2:
- Controller
- Voltage/Current - Output 3:
- Controller
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.1V ~ 28V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-LQFP (7x7)
TPS5130PT FAQ
1.How can I place an order for TPS5130PT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS5130PT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS5130PT reliable?
The price and inventory of TPS5130PT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS5130PT is usually 5 days.
3.What payment methods are accepted for TPS5130PT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS5130PT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS5130PT?
TPS5130PT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS5130PT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS5130PT?
For technical support, including TPS5130PT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS5130PT requirements.
6.How does Aetrix verify that TPS5130PT is sourced from the original manufacturer or authorized distributors?
All TPS5130PT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS5130PT meets industry standards.
7.What is the process for return or replacement of TPS5130PT?
All TPS5130PT units undergo pre-shipment inspection (PSI). If there is an issue with TPS5130PT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS5130PT part is unused and in its original packaging.
Return procedure for TPS5130PT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS5130PT Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
