Texas Instruments TPS5130QPTRQ1
- Part No.:
- TPS5130QPTRQ1
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 48-LQFP
- Datasheet:
-
TPS5130QPTRQ1.pdf
- Description:
- IC REG QUAD BUCK/LNR SYNC 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,157
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS5130QPTRQ1 from Texas Instruments is an automotive-grade triple synchronous buck controller with integrated NMOS LDO controller, delivering three independent 0.9–8.5 V DC/DC outputs and one 0.9–2.5 V LDO output. It operates across 4.5–28 V input, supports 500-kHz PWM mode, and integrates high-side/low-side gate drivers for external N-channel MOSFETs in notebook PCs and DSP applications.
For engineers reviewing the TPS5130QPTRQ1 datasheet, TPS5130QPTRQ1 pinout, TPS5130QPTRQ1 application, or TPS5130QPTRQ1 equivalent, key selection considerations include its triple-buck + LDO architecture, 180° phase-shifted operation to minimize input ripple, programmable short-circuit protection per channel, and AEC-Q100 qualification for automotive power management.
Technical Context
The TPS5130QPTRQ1 implements three independent synchronous buck regulator controllers (SBRC) with auto PWM/SKIP mode selection via PWM_SEL, each using a high-speed error amplifier (2.5 MHz unity-gain bandwidth) and precision 0.85-V reference (±1.5% tolerance). Each SBRC features dedicated current-sense inputs (TRIPx), overvoltage/undervoltage comparators referenced to INVx, and programmable soft-start via SS_STBYx pins.
Its integrated LDO controller drives an external N-channel MOSFET via LDO_GATE, includes current-limit protection (50 mV threshold), overshoot suppression via LDO_OUT sink capability (25 mA), and shares fault latching with the buck channels through a common FLT timer. The device uses a single CT capacitor to set oscillator frequency (300–500 kHz) and supports dead-time control (100 ns typical) to prevent shoot-through.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 4.5 V to 28 V - supports wide-input automotive and industrial rail voltages without pre-regulation. |
| Buck Output Voltage | 0.9 V to 8.5 V - programmable via feedback resistors; enables core, I/O, and peripheral rail generation. |
| LDO Output Voltage | 0.9 V to 2.5 V - adjustable output for low-noise analog or interface supplies. |
| Oscillator Frequency | 300 kHz to 500 kHz - set by CT capacitor; balances efficiency, EMI, and component size. |
| Reference Accuracy | ±1.5% at TA = 25°C - ensures tight output regulation across load and line variations. |
| Junction Temp Range | –40°C to 125°C - qualified per AEC-Q100 Grade 1 for under-hood automotive use. |
| Quiescent Current | 2–3 mA active, 150–250 µA standby - extends battery life in portable and always-on systems. |
Pinout & Package
TPS5130QPTRQ1 is housed in a 48-pin LQFP (PT) package with exposed thermal pad, optimized for automotive thermal reliability and PCB layout flexibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INV1–INV3 | Inverting input for SBRC error amplifiers | Directly senses regulated output voltage; connects to FBx for closed-loop control. |
| LH1–LH3 | Bootstrap supply for high-side gate drivers | Provides floating 5-V bias for N-MOS high-side drive; requires external bootstrap capacitor. |
| LL1–LL3 | High-side driver return / current sense node | Connects to high-/low-side MOSFET junction; serves as current comparator input for OCP. |
| OUT1_u–OUT3_u | High-side gate drive outputs | Delivers ±1.2 A peak drive current to N-MOS gates; supports ultra-low rDS(on) FETs. |
| OUT1_d–OUT3_d | Low-side gate drive outputs | Delivers ±1.5 A peak drive current; designed for ZVS turn-on to reduce switching loss. |
| LDO_GATE | LDO pass transistor gate driver | Drives external N-MOS gate; includes 2 mA sink / –1.4 mA source capability. |
| PGOUT | Open-drain power-good indicator | Asserts low if any SBRC or LDO output deviates >±7% from target; enables system sequencing. |
| FLT | Fault latch timer control | External capacitor sets OVP/UVP timeout; shared latching disables all regulators on fault. |
Key Features
| Feature | Design Value |
|---|---|
| Triple 180°-phase-shifted buck controllers | Reduces input capacitance requirement by ~50% and lowers RMS input ripple current. |
| Auto PWM/SKIP mode selection | Enables high efficiency at light loads without external control logic or mode-switching circuitry. |
| Integrated 5-V and 3.3-V linear regulators | Provides clean auxiliary rails for internal circuitry and external bias; eliminates need for discrete LDOs. |
| Programmable per-channel OCP | Uses external TRIPx resistors and internal 13 µA current source to set precise current limit thresholds. |
| LDO overshoot protection | Actively sinks up to 25 mA from LDO_OUT during fast load transients to clamp voltage spikes. |
Applications
| Notebook PC Power Management | DSP Core & I/O Supply |
|---|---|
Use Scenario: Regulating CPU core, memory, and chipset rails in automotive infotainment head units. IC Role / Device Role / Timing Role: Triple-buck controller generates 1.2 V core, 1.8 V memory, and 3.3 V I/O rails; LDO supplies low-noise analog subsystem. Use Value: Phase-shifted operation minimizes bulk capacitor count; AEC-Q100 qualification ensures reliability in temperature-cycled environments. | Use Scenario: Powering TI C6000-series DSPs requiring tightly regulated, sequenced supplies. IC Role / Device Role / Timing Role: Generates 1.4 V DSP core, 3.3 V I/O, and 1.8 V PLL rails; PGOUT enables safe boot sequencing with FPGA or MCU. Use Value: ±1.5% reference accuracy and 2.5 MHz error amplifier bandwidth ensure <1% output deviation under dynamic load steps. |
| Automotive ADAS Camera Module | Consumer Game System PMU |
Use Scenario: Powering image sensor, ISP, and interface ICs in rear-view camera ECUs. IC Role / Device Role / Timing Role: Delivers 2.8 V sensor analog, 1.2 V ISP core, and 1.8 V MIPI interface rails; LDO powers clock buffer. Use Value: Fault latching via shared FLT pin prevents cascading failure; –40°C to 125°C operation supports engine bay mounting. | Use Scenario: Managing multi-rail power in handheld gaming consoles with battery and USB input. IC Role / Device Role / Timing Role: Controls three buck stages for SoC, display, and audio; LDO supplies RF front-end with low noise. Use Value: 150–250 µA standby current extends gameplay time; soft-start via SS_STBYx prevents inrush into capacitive loads. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-buck + LDO controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS51220ARUKR | Dual-buck + LDO; no third buck channel; lower max VIN (24 V); lacks AEC-Q100 qualification. | Suitable only for dual-rail systems; not approved for automotive safety-critical modules. | Select when only two regulated rails are needed and automotive qualification is unnecessary. |
| ISL6264CRZ-T | Triple-buck only (no integrated LDO controller); requires external LDO or separate regulator IC. | Increases BOM count and board area; lacks unified fault handling across buck and LDO domains. | Choose when LDO functionality is implemented separately or when higher switching frequency (>1 MHz) is required. |
Compared with TPS5130QPTRQ1, TPS51220ARUKR reduces integration but sacrifices automotive compliance and rail count, while ISL6264CRZ-T offers higher-frequency buck control but requires external LDO implementation and loses coordinated fault response.
Availability
TPS5130QPTRQ1 is available at Aetrix Electronics and suitable for automotive infotainment, ADAS camera modules, and DSP-based industrial controllers requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant power management ICs.
Supply support for TPS5130QPTRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of automotive IC design expertise.
The TPS5130-Q1 product line delivers highly integrated, AEC-Q100-qualified multi-rail controllers for next-generation automotive computing platforms where space, thermal performance, and functional safety are critical.
FAQ
What is the maximum input voltage rating for the TPS5130QPTRQ1?
The TPS5130QPTRQ1 has an absolute maximum VIN rating of 30 V, with recommended operating range from 4.5 V to 28 V. This allows direct connection to 12-V and 24-V automotive batteries while accommodating load dump transients up to 30 V without damage. The device's robust input stage ensures reliable operation across cold-crank and jump-start conditions encountered in vehicle electrical systems.
Does the TPS5130QPTRQ1 support phase interleaving between its three buck controllers?
Yes, the TPS5130QPTRQ1 inherently operates its three synchronous buck controllers with 180° phase shift between CH1/CH2 and CH3, minimizing total input current ripple and enabling smaller input bulk capacitors. This fixed interleaving is hardwired in silicon and does not require external synchronization signals or configuration registers.
How is overcurrent protection implemented for each buck channel in the TPS5130QPTRQ1?
Each buck channel in the TPS5130QPTRQ1 implements resistor-programmable overcurrent protection using an external resistor between VIN_SENSEx and TRIPx pins. An internal 13 µA current source develops a voltage across this resistor; when the high-/low-side MOSFET VDS exceeds that voltage during conduction, the current comparator triggers pulse extension or termination to protect the FETs and maintain output regulation.
Can the TPS5130QPTRQ1's LDO controller be used independently of the buck controllers?
Yes, the TPS5130QPTRQ1's LDO controller can operate independently: STBY_LDO can be asserted to enable the LDO while keeping all buck channels disabled, and the LDO soft-start timing (fixed at ~600 ms) functions autonomously. The LDO_IN supply may be sourced from an external rail or from one of the buck outputs, supporting flexible power-up sequencing.
What is the function of the PGOUT pin on the TPS5130QPTRQ1, and how is its delay programmed?
The PGOUT pin on the TPS5130QPTRQ1 is an open-drain power-good signal that goes low if any regulated output (buck or LDO) deviates beyond ±7% of its target. Its assertion delay is programmed via an external capacitor on the PG_DELAY pin, which controls the time before PGOUT asserts after all outputs stabilize - enabling precise system-level power sequencing in complex multi-rail designs.
TPS5130QPTRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-LQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) Synchronous (3), Linear (LDO) (1)
- Number of Outputs:
- 4
- Frequency - Switching:
- 300kHz
- Voltage/Current - Output 1:
- Controller
- Voltage/Current - Output 2:
- Controller
- Voltage/Current - Output 3:
- Controller
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 1.1V ~ 28V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-LQFP (7x7)
TPS5130QPTRQ1 FAQ
1.How can I place an order for TPS5130QPTRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS5130QPTRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS5130QPTRQ1 reliable?
The price and inventory of TPS5130QPTRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS5130QPTRQ1 is usually 5 days.
3.What payment methods are accepted for TPS5130QPTRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS5130QPTRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS5130QPTRQ1?
TPS5130QPTRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS5130QPTRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS5130QPTRQ1?
For technical support, including TPS5130QPTRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS5130QPTRQ1 requirements.
6.How does Aetrix verify that TPS5130QPTRQ1 is sourced from the original manufacturer or authorized distributors?
All TPS5130QPTRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS5130QPTRQ1 meets industry standards.
7.What is the process for return or replacement of TPS5130QPTRQ1?
All TPS5130QPTRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS5130QPTRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS5130QPTRQ1 part is unused and in its original packaging.
Return procedure for TPS5130QPTRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS5130QPTRQ1 Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
