My Inquiry
My Account
Texas Instruments TPS51363RVET
- Part No.:
- TPS51363RVET
- Manufacturer:
- Texas Instruments
- Package:
- 28-VFQFN Exposed Pad
- Datasheet:
-
TPS51363RVET.pdf
- Description:
- IC REG BUCK ADJ 10A/8A 28VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:267
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS51363RVET from Texas Instruments is a 22-V input, 8-A/10-A synchronous step-down DC-DC converter with integrated high-side and low-side MOSFETs, D-CAP2™ adaptive on-time control, differential voltage feedback, and programmable 400 kHz or 800 kHz switching frequency. It delivers precise 1.05 V output for DDR memory VDDQ rails in notebook computers.
For engineers reviewing the TPS51363RVET datasheet, TPS51363RVET pinout, TPS51363RVET application, or TPS51363RVET equivalent, key selection criteria include integrated FET current rating (8 A at 800 kHz / 10 A at 400 kHz), RDS(on) values (20 mΩ HS / 10 mΩ LS), soft-start programmability via external capacitor, PGOOD timing (1.5 ms delay), and thermal shutdown threshold (140°C).
Technical Context
The TPS51363RVET implements D-CAP2™ control architecture with internal phase compensation network (RC/CC elements) to enable stable loop operation without external compensation components across POSCAP, MLCC, or hybrid output capacitor configurations. Its adaptive on-time mechanism uses sensed inductor ripple and voltage feedback to generate PWM signals.
It supports auto-skip light-load mode with zero-crossing detection to prevent negative inductor current, and integrates full protection: valley-current-based OCL (programmable via TRIP pin), OVP (120% setpoint), UVP (66% setpoint), 5-V UVLO (4.0 V shutdown), and non-latch thermal shutdown (140°C). MODE pin selects 400 kHz (GND) or 800 kHz (float) operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3 V to 22 V - Supports wide-input industrial and notebook power rails including 7.4 V, 11.1 V, and 20 V battery inputs. |
| Output Voltage Range | 0.6 V to 2.0 V - Programmable fixed outputs (1.05 V, 1.2 V, 1.35 V, 1.5 V) via REFIN/REFIN2 pins; 1.05 V default for DDR VDDQ. |
| Max Output Current | 8 A at 800 kHz / 10 A at 400 kHz - Dual-frequency capability enables trade-off between size (higher fSW) and efficiency (lower fSW). |
| RDS(on) (HS/LS) | 20 mΩ / 10 mΩ - Low conduction loss enables high efficiency at 8–10 A loads; measured at VV5 = 5 V, TA = 25°C. |
| Switching Frequency | 400 kHz or 800 kHz - Set by MODE pin; determines inductor size (1 µH @ 400 kHz vs. 0.33 µH @ 800 kHz) and EMI profile. |
| Soft-Start Time | Programmable via external SLEW capacitor - 10 µA internal current source sets ramp rate; e.g., 100 nF yields ~10.5 ms to 1.05 V. |
| PGOOD Delay | 1.5 ms after soft-start completion - Ensures stable regulation before system release; asserts when VOUT ≥ 92% of target. |
Pinout & Package
TPS51363RVET is housed in a 28-pin QFN package (RVE), 3.5 mm × 4.5 mm, 0.4 mm pitch, 1 mm height, with exposed thermal pad (Power PAD) connected to PGND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BST | Bootstrap supply | Connects 0.1 µF ceramic capacitor to SW; powers high-side gate driver during HS FET conduction. |
| EN | Enable input | 1.05-V logic-compatible active-high signal; requires >0.9 V to start, <0.35 V to shut down; 0.25 V hysteresis. |
| GSNS | GND sense input | Connects to system ground or output return path; enables accurate low-side current sensing and OCL detection. |
| MODE | Frequency select | GND = 400 kHz, float = 800 kHz; sets switching frequency and corresponding inductor/capacitor design constraints. |
| PGOOD | Power-good output | Open-drain signal; pulled up externally (100 kΩ); asserts after 1.5 ms when VOUT ≥ 92% of setpoint. |
| REFIN / REFIN2 | Output voltage setpoint | Fixed-voltage configuration: GND/GND = 1.05 V, GND/float = 1.5 V, float/GND = 1.2 V, float/float = 1.35 V. |
| SLEW | Soft-start integrator | Connect external capacitor to GND; 10 µA internal current charges it to program soft-start ramp time. |
| TRIP | OCL programming | GND = 8 A OCL threshold, 5 V = 12 A OCL threshold; sets valley-current limit for cycle-by-cycle protection. |
| VIN | Main power input | 3–22 V input; multiple PGND pins (12, 13, 14, 15, 27) provide low-impedance return paths for high di/dt currents. |
| VREF | 2.0 V reference output | Stable 2.0 V ±1% reference; sources up to 300 µA; requires 0.22 µF ceramic capacitor to GNDS for stability. |
| VSNS | Voltage feedback input | Differential sense input; connects to output rail via resistor divider or direct for fixed-voltage modes; supports remote sensing. |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP2™ adaptive on-time control | Enables stable regulation with zero external compensation components across all-MLCC, POSCAP, or hybrid output caps. |
| Integrated 20 mΩ/10 mΩ FETs | Eliminates external power stage; reduces BOM count and PCB area; supports 8 A @ 800 kHz or 10 A @ 400 kHz continuous output. |
| Programmable soft-start | External capacitor on SLEW pin sets ramp time precisely-critical for controlled inrush current in DDR memory rails. |
| Dual-frequency operation (400/800 kHz) | Allows optimization: 800 kHz for compact designs (smaller inductor), 400 kHz for higher efficiency at full load. |
| Auto-skip light-load mode | Improves light-load efficiency by reducing switching frequency; zero-crossing detection prevents reverse inductor current. |
| Comprehensive fault protection | Includes OCL (valley-current), OVP (120%), UVP (66%), 5-V UVLO (4.0 V), POR (1.7 V), and thermal shutdown (140°C, non-latch). |
Applications
| DDR Memory VDDQ Rail | Notebook VCCIO Supply |
|---|---|
Use Scenario: Powers DDR3/DDR4 memory I/O buffers in ultrabooks and thin-and-light notebooks requiring tight voltage tolerance and fast transient response. IC Role / Device Role / Timing Role: Primary point-of-load regulator delivering 1.05 V ±1% at up to 8 A with <1.5 ms PGOOD assertion for system sequencing. Use Value: Integrated FETs and D-CAP2™ ensure <5% output deviation under 4-A dynamic load steps; eliminates need for external gate drivers or compensation networks. | Use Scenario: Supplies Intel platform VCCIO (I/O voltage) in mobile computing systems where input voltage varies from 7.4 V (2-cell Li-ion) to 20 V (adapter). IC Role / Device Role / Timing Role: High-density buck converter with MODE-selectable frequency to balance inductor size (0.33 µH @ 800 kHz) and efficiency (up to 92% at 5 A). Use Value: 400 kHz/800 kHz flexibility allows same IC to support both cost-optimized (larger inductor) and space-constrained (smaller inductor) designs without layout change. |
| Industrial Point-of-Load | FPGA Core Auxiliary Rail |
Use Scenario: Provides regulated 1.2 V or 1.35 V supply to FPGA I/O banks or ASIC auxiliary domains in industrial controllers with 3–22 V unregulated input. IC Role / Device Role / Timing Role: Robust POL regulator with -10°C to 85°C operating range, thermal shutdown, and latch-free protections for long-term reliability. Use Value: Integrated OCL, UVP, OVP, and thermal monitoring eliminate need for external supervisors; simplifies safety-critical power validation. | Use Scenario: Delivers clean, low-noise 1.05 V or 1.2 V to FPGA configuration I/O banks requiring precise startup sequencing and discharge control. IC Role / Device Role / Timing Role: Regulator with programmable soft-start (via SLEW cap) and output discharge function to prevent floating states during power-down. Use Value: Internal discharge path (enabled during shutdown) ensures rapid VOUT collapse to 0 V, meeting FPGA reset timing requirements without external circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS51362RVET | No integrated VREF output; lacks VREF pin and associated 2.0 V reference sourcing capability. | Not suitable for designs requiring external voltage setpoint generation via VREF-driven resistor dividers. | Select TPS51363RVET when VREF sourcing (≤300 µA) is needed for precision feedback or biasing. |
| TPS51367RVET | Supports 3.3 V output via REFIN/REFIN2; wider output range (0.6–3.3 V) and higher max current (12 A @ 400 kHz). | Targeted at higher-voltage rails (e.g., 3.3 V LDO replacement); not optimized for sub-1.5 V DDR rails. | Choose TPS51367RVET only if 3.3 V output or >10 A capability is required; otherwise TPS51363RVET offers better fit for 1.05 V DDR VDDQ. |
Compared with TPS51362RVET, TPS51363RVET adds a 2.0 V reference output enabling direct resistor-divider programming without external references; compared with TPS51367RVET, it provides tighter optimization for low-voltage DDR rails with lower RDS(on) and dedicated 1.05 V fixed-mode support.
Availability
TPS51363RVET is available at Aetrix Electronics and suitable for notebook VCCIO, DDR memory VDDQ, and industrial point-of-load applications requiring stable component supply, high integration, and thermal robustness across -10°C to 85°C ambient.
Supply support for TPS51363RVET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-efficiency DC-DC conversion.
The TPS51363RVET belongs to TI's D-CAP2™ family of integrated-FET buck converters, designed specifically for high-density, low-voltage memory and processor I/O power delivery in space-constrained portable and industrial systems.
FAQ
What is the maximum continuous output current supported by the TPS51363RVET?
The TPS51363RVET supports 8 A continuous output current at 800 kHz switching frequency and 10 A at 400 kHz, as confirmed in Table 1 of the datasheet. These ratings assume proper thermal management using the exposed thermal pad and recommended PCB layout per TI's SLUSBB5A document.
How is the output voltage set to 1.05 V on the TPS51363RVET?
The TPS51363RVET achieves 1.05 V output by grounding both REFIN and REFIN2 pins during initial startup, as specified in Table 2 of the datasheet. This resistor-less configuration eliminates external feedback resistors and ensures factory-trimmed accuracy without calibration.
Does the TPS51363RVET require external compensation components?
No, the TPS51363RVET does not require external compensation components due to its D-CAP2™ adaptive on-time control architecture. The internal phase compensation network enables stable operation with all-MLCC, POSCAP, or hybrid output capacitors without loop tuning.
What protection features are integrated into the TPS51363RVET?
The TPS51363RVET integrates overcurrent limit (OCL) with valley-current sensing, overvoltage protection (OVP) at 120% of setpoint, undervoltage protection (UVP) at 66%, 5-V UVLO (4.0 V shutdown), Power-on-Reset (POR) at 1.7 V, and non-latch thermal shutdown at 140°C.
Can the TPS51363RVET operate with only MLCC output capacitors?
Yes, the TPS51363RVET is explicitly designed to support all-MLCC output capacitor configurations using its D-CAP2™ control architecture. TI confirms stable operation with multi-layer ceramic capacitors without requiring POSCAP or electrolytic types.
TPS51363RVET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- D-CAP2™
- Package/Case:
- 28-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable (Programmable)
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 22V
- Voltage - Output (Min/Fixed):
- 0.6V (1.05V, 1.2V, 1.35V, 1.5V)
- Voltage - Output (Max):
- 2V
- Current - Output:
- 10A, 8A
- Frequency - Switching:
- 400kHz, 800kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -10°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-VQFN-CLIP (4.5x3.5)
TPS51363RVET FAQ
1.How can I place an order for TPS51363RVET through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS51363RVET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS51363RVET reliable?
The price and inventory of TPS51363RVET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS51363RVET is usually 5 days.
3.What payment methods are accepted for TPS51363RVET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS51363RVET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS51363RVET?
TPS51363RVET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS51363RVET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS51363RVET?
For technical support, including TPS51363RVET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS51363RVET requirements.
6.How does Aetrix verify that TPS51363RVET is sourced from the original manufacturer or authorized distributors?
All TPS51363RVET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS51363RVET meets industry standards.
7.What is the process for return or replacement of TPS51363RVET?
All TPS51363RVET units undergo pre-shipment inspection (PSI). If there is an issue with TPS51363RVET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS51363RVET part is unused and in its original packaging.
Return procedure for TPS51363RVET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS51363RVET Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
