Texas Instruments TPS51427ARHBT
- Part No.:
- TPS51427ARHBT
- Manufacturer:
- Texas Instruments
- Category:
- Special Purpose Regulators
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TPS51427ARHBT.pdf
- Description:
- IC REG CTRLR NOTEBK 2OUT 32VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS51427ARHBT from Texas Instruments is a dual synchronous step-down controller for notebook I/O and system bus rails, featuring two adjustable SMPS channels (0.7–5.9 V and 0.5–2.5 V), a programmable LDO (0.7–4.5 V), D-CAP™ control mode enabling <100 ns transient response, and wide 5.5–28 V input range.
For engineers reviewing the TPS51427ARHBT datasheet, TPS51427ARHBT pinout, TPS51427ARHBT application, or TPS51427ARHBT equivalent, key selection criteria include dual-channel adaptive on-time control, RDS(on) current sensing, selectable PWM/OOA/Auto-Skip modes, integrated 3.3-V/5-V reference outputs, and thermal shutdown at +140°C.
Technical Context
The TPS51427ARHBT implements a dual-channel D-CAP™ architecture with independent feedback loops: SMPS1 uses VFB1 for 0.7–5.9 V output regulation with ±1% accuracy, while SMPS2 uses REFIN2 for 0.5–2.5 V output with ±1.2% accuracy. Each channel supports three operating modes-PWM-only, OOA™, and Auto-Skip-selected via SKIPSEL pin logic levels.
It integrates adaptive gate drivers with internal boost switches for high-side FET enhancement, temperature-compensated low-side RDS(on) current sensing, and bootstrap charge auto-refresh. The LDO section provides 100 mA output with switchover between 5 V and 3.3 V based on VSW threshold detection, plus dedicated 3.3-V (VREF3) and 2-V (VREF2) reference outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 5.5 V to 28 V - supports wide-input notebook power buses including battery-backed and adapter-supplied rails. |
| SMPS1 Output Range | 0.7 V to 5.9 V - configurable for CPU I/O, chipset core, or memory interface supplies with ±1% voltage accuracy. |
| SMPS2 Output Range | 0.5 V to 2.5 V - optimized for low-voltage graphics or DDR termination rails with ±1.2% accuracy. |
| LDO Output Current | 100 mA - sufficient for powering auxiliary circuits like clock buffers, level shifters, or sensor interfaces. |
| Switching Frequency | Selectable: 200/300/400/500 kHz - enables EMI optimization and inductor size trade-offs per rail. |
| Transient Response | <100 ns - D-CAP™ mode delivers rapid load-step recovery critical for burst-mode processor operation. |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade notebook and mobile communication environments. |
Pinout & Package
TPS51427ARHBT is housed in a 32-pin, 5-mm × 5-mm QFN package (RHB) with exposed thermal pad, RoHS-compliant and lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Main power input | Supplies all internal regulators and high-side drivers; accepts 5.5–28 V with 30 V absolute max rating. |
| VFB1 | SMPS1 feedback input | Resistive divider node for 0.7–5.9 V output regulation; ±1% accuracy over temperature. |
| REFIN2 | SMPS2 feedback input | Direct or resistive-programmed input for 0.5–2.5 V output; ±1.2% accuracy with tracking capability. |
| LDOREFIN | LDO reference input | Defines LDO output as 2×LDOREFIN (0.7–4.5 V); fixed 5 V or 3.3 V when tied to GND or V5FILT. |
| SKIPSEL | Mode select input | GND = Auto-Skip, floating/VREF2 = OOA™, V5FILT = PWM-only - determines light-load efficiency vs. noise behavior. |
| TONSEL | Frequency select input | GND = 400/500 kHz, VREF2/open = 400/300 kHz, V5FILT = 200/300 kHz - sets SMPS1/SMPS2 switching frequencies. |
| PGOOD1/PGOOD2 | Open-drain status outputs | Assert low during soft-start, undervoltage (<–10%), overvoltage (>+15%), or shutdown - enables system sequencing. |
| DRVH1/DRVH2 | High-side gate drivers | Floating outputs referenced to LL1/LL2; drive external N-MOSFETs with 1.0–3.6 Ω source/sink resistance. |
| DRVL1/DRVL2 | Low-side gate drivers | Ground-referenced outputs; sink/source up to 2.6 A with 0.6–1.5 Ω on-resistance for synchronous rectification. |
| VREF2/VREF3 | Reference outputs | VREF2 = 2.0 V ±1%, 50 µA sink; VREF3 = 3.3 V ±1.5%, 10 mA source - used for external biasing or monitoring. |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP™ adaptive on-time control | Enables stable regulation with low-ESR capacitors (e.g., POSCAP/SP-CAP) and eliminates need for external compensation network. |
| Three selectable operating modes | Auto-Skip (high efficiency at light loads), OOA™ (≥22 kHz to suppress audible noise), PWM-only (fixed frequency for EMI control). |
| Integrated RDS(on) current sensing | Eliminates external current-sense resistors, reducing BOM cost and PCB area while maintaining accurate overcurrent protection. |
| Temperature-compensated current limit | TRIP1/TRIP2 inputs support 2900 ppm/°C tempco for consistent overcurrent threshold across –40°C to +85°C. |
| Independent enable and PGOOD per channel | Allows flexible power sequencing: EN1/EN2 can be cascaded via VREF2 for staggered startup of SMPS1 and SMPS2. |
Applications
| Notebook System Bus Rail | Graphics Core Supply |
|---|---|
Use Scenario: Powering chipset I/O, PCIe interface, or SATA controller in ultraportable notebooks. IC Role / Device Role / Timing Role: Dual-channel synchronous buck controller delivering tightly regulated 3.3 V and 1.05 V rails with independent sequencing. Use Value: Enables single-chip solution for multi-rail notebook power architecture, reducing component count and improving transient response under burst-mode CPU loads. | Use Scenario: Supplying GPU core voltage in mobile discrete or integrated graphics modules. IC Role / Device Role / Timing Role: SMPS2 configured for 0.8–1.2 V output with fast D-CAP™ loop response to handle GPU dynamic load steps. Use Value: Delivers sub-100 ns transient recovery and precise low-voltage regulation required for modern graphics processors operating at high clock frequencies. |
| PDA System Power Management | Mobile Communication Baseband |
Use Scenario: Managing multiple voltage domains (core, I/O, RF) in legacy PDAs with tight space constraints. IC Role / Device Role / Timing Role: Dual SMPS + LDO + references provide complete power tree from single VIN input. Use Value: Integrates 3.3-V/5-V references, 100-mA LDO, and dual buck controllers to eliminate discrete LDOs and reference ICs, saving >12 mm² PCB area. | Use Scenario: Powering baseband processor and memory subsystem in 3G/4G mobile handsets. IC Role / Device Role / Timing Role: SMPS1 supplies 1.2 V core, SMPS2 supplies 1.8 V I/O, LDO supplies 2.8 V analog blocks - all sequenced via EN1/EN2. Use Value: Independent PGOOD signals and programmable soft-start ensure reliable boot-up and prevent brownout during RF transmission bursts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS51420RHLR | Single-channel version with identical D-CAP™ architecture, same 32-pin QFN package but no SMPS2 or LDO. | Suitable only for single-rail systems; lacks second SMPS, LDO, and VREF3 output required for multi-rail notebook designs. | Select TPS51427ARHBT when dual SMPS + LDO + references are needed; choose TPS51420RHLR only for simplified single-output applications. |
| RT8205AZSP | Dual buck controller with 0.6–5.5 V outputs, but uses voltage-mode control (not D-CAP™), no integrated LDO, and different pinout. | Requires external compensation and current-sense resistors; lacks VREF2/VREF3 references and thermal shutdown hysteresis. | TPS51427ARHBT offers superior transient response, lower BOM count, and tighter integration for notebook-class designs where D-CAP™ performance and reference outputs matter. |
Compared with TPS51420RHLR and RT8205AZSP, the TPS51427ARHBT uniquely combines dual D-CAP™ buck control, integrated LDO with switchover, dual reference outputs, and RDS(on) sensing - making it the only option among the three that satisfies full notebook power bus requirements without supplemental ICs.
Availability
TPS51427ARHBT is available at Aetrix Electronics and suitable for notebook system bus rails, graphics core supplies, PDA power management, and mobile communication baseband applications requiring stable component supply and long-term industrial lifecycle support.
Supply support for TPS51427ARHBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design.
The TPS51427A product line targets high-efficiency, low-component-count power solutions for portable computing platforms, emphasizing fast transient response, flexible rail sequencing, and integration of references and LDOs alongside dual buck controllers.
FAQ
What is the maximum input voltage rating for the TPS51427ARHBT?
The TPS51427ARHBT has an absolute maximum input voltage rating of 30 V on the VIN pin, with recommended operation from 5.5 V to 28 V. Exceeding 30 V risks permanent damage. The device includes built-in overvoltage protection on auxiliary pins such as VBST1/2 (max 37 V) and DRVH1/2 (max 37 V w.r.t. LLx), but VIN remains the primary power input with strict 30 V ceiling.
How does the D-CAP™ control mode in the TPS51427ARHBT improve transient response?
The D-CAP™ mode in the TPS51427ARHBT achieves <100 ns transient response by eliminating external compensation components and directly sensing output voltage ripple to adjust on-time dynamically. This architecture avoids phase-margin limitations of traditional voltage-mode control, enabling immediate correction of load-induced voltage droop without waiting for error amplifier settling - critical for CPU/GPU burst-mode operation.
Can the TPS51427ARHBT generate both 3.3 V and 5 V simultaneously from its LDO and SMPS outputs?
Yes. The TPS51427ARHBT can deliver 3.3 V from its LDO (by connecting LDOREFIN to V5FILT) while simultaneously generating 5 V from SMPS1 (by setting VFB1 to GND). It also provides dedicated 3.3-V (VREF3) and 2-V (VREF2) reference outputs, enabling concurrent use of multiple fixed and adjustable rails without external regulators.
What are the thermal shutdown characteristics of the TPS51427ARHBT?
The TPS51427ARHBT activates thermal shutdown at +140°C junction temperature with +10°C hysteresis, returning to normal operation at +130°C. This protection is implemented internally and does not require external circuitry. The 32-pin QFN package (5 mm × 5 mm) features an exposed thermal pad designed for 2.32 W power dissipation at +25°C ambient, derating linearly to 0.93 W at +85°C.
Does the TPS51427ARHBT support power sequencing between its two SMPS channels?
Yes. The TPS51427ARHBT supports hardware-based sequencing: connecting EN2 to VREF2 causes SMPS2 to start only after SMPS1 reaches regulation, and vice versa for EN1-to-VREF2 connection. This eliminates need for external supervisors. Each channel also has independent PGOOD outputs with programmable fault thresholds, enabling robust system-level power sequencing and fault isolation.
TPS51427ARHBT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- D-CAP™
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Controller, Notebook Power System
- Voltage - Input:
- 5.5V ~ 28V
- Number of Outputs:
- 2
- Voltage - Output:
- 3.3V, 5V, Adj
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (5x5)
TPS51427ARHBT FAQ
1.How can I place an order for TPS51427ARHBT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS51427ARHBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS51427ARHBT reliable?
The price and inventory of TPS51427ARHBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS51427ARHBT is usually 5 days.
3.What payment methods are accepted for TPS51427ARHBT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS51427ARHBT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS51427ARHBT?
TPS51427ARHBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS51427ARHBT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS51427ARHBT?
For technical support, including TPS51427ARHBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS51427ARHBT requirements.
6.How does Aetrix verify that TPS51427ARHBT is sourced from the original manufacturer or authorized distributors?
All TPS51427ARHBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS51427ARHBT meets industry standards.
7.What is the process for return or replacement of TPS51427ARHBT?
All TPS51427ARHBT units undergo pre-shipment inspection (PSI). If there is an issue with TPS51427ARHBT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS51427ARHBT part is unused and in its original packaging.
Return procedure for TPS51427ARHBT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS51427ARHBT Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

