Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

Texas Instruments TPS51427RHBT

Name: TPS51427RHBT
Brand: Texas Instruments
SKU: TPS51427RHBT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS51427RHBT

Manufacturer:: Texas Instruments

Category:: Special Purpose Regulators

Package:: 32-VFQFN Exposed Pad

Datasheet:: TPS51427RHBT.pdf

Description:: IC REG CTRLR NOTEBK 2OUT 32VQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,900

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS51427RHBT from Texas Instruments is a dual synchronous step-down controller IC designed for notebook I/O and system bus rails, featuring two independent PWM channels (SMPS1: 0.7–5.9 V; SMPS2: 0.5–2.5 V), a programmable 5-V/3.3-V LDO (100 mA), and D-CAP™ adaptive on-time control enabling <100 ns transient response. It operates from 5.5 V to 28 V input and supports selectable PWM-only/OOA™/Auto-Skip modes for efficiency optimization across load ranges.

For engineers reviewing the TPS51427RHBT datasheet, TPS51427RHBT pinout, TPS51427RHBT application, or TPS51427RHBT equivalent, this device is selected for high-density mobile power systems requiring fast transient immunity, low external component count, seamless light-load efficiency, and integrated R_DS(on) current sensing with temperature-compensated low-side sensing.

Technical Context

The TPS51427RHBT implements a dual-channel D-CAP™ control architecture where each channel uses emulated fixed-frequency adaptive on-time modulation-dynamically adjusting on-time based on VIN and VOUT to maintain stable switching frequency across input voltage variations. Channel1 (SMPS1) and Channel2 (SMPS2) operate independently with separate enable, PGOOD, feedback, and overcurrent trip inputs.

It integrates adaptive gate drivers with internal boost switches for high-side FET enhancement, bootstrap charge auto-refresh, and advanced ramp compensation to minimize jitter while preserving line/load regulation. The LDO section features switchover logic between VSW and internal regulation, with hysteresis-based undervoltage lockout and 3.3-V/5-V reference outputs (VREF3/VREF2) for system biasing.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	5.5 V to 28 V - supports wide-input notebook adapter and battery-derived rails without pre-regulation.
SMPS1 Output Range	0.7 V to 5.9 V - configurable for core logic, DDR termination, or I/O supplies via resistive divider on VFB1.
SMPS2 Output Range	0.5 V to 2.5 V - optimized for graphics GPU memory, PCIe, or low-voltage SoC domains via REFIN2.
LDO Output	Fixed 3.3 V / 5 V or adjustable 0.7–4.5 V (2×LDOREFIN) - delivers 100 mA with switchover to VSW at defined thresholds.
Switching Frequency	Selectable: 200/300/400/500 kHz - set via TONSEL pin; OOA™ mode maintains >22 kHz under all loads to suppress audible noise.
Transient Response	<100 ns - enabled by D-CAP™ control loop, supporting polymer/POSCAP output capacitors without external compensation.
Operating Temperature	–40°C to +85°C - qualified for industrial-grade notebook and mobile communication environments.
Package	32-pin QFN (5 mm × 5 mm, RoHS-compliant, green) - thermally enhanced for high-power density PCB layouts.

Pinout & Package

TPS51427RHBT is housed in a 32-pin, 5-mm × 5-mm QFN package (RHB) with exposed thermal pad. Pin functions are validated per TI SLUS819B datasheet (Rev. September 2008), including dedicated high-side (DRVH1/DRVH2), low-side (DRVL1/DRVL2), phase-node (LL1/LL2), and multi-function control inputs (TONSEL, SKIPSEL, EN1/EN2, TRIP1/TRIP2).

Pin/Terminal	Circuit Role	Design Meaning
VIN (Pin 6)	Main power input	Supplies internal LDOs and gate drivers; accepts 5.5–28 V; powers SMPS controllers when VOUT1 > 5 V.
VFB1 (Pin 11)	Channel1 feedback input	Resistive divider node for SMPS1 output regulation; 0.7 V reference enables 0.7–5.9 V adjustment range.
REFIN2 (Pin 32)	Channel2 feedback reference	Sets SMPS2 output from 0.5 V to 2.5 V; connects to V5FILT for 3.3 V or VREF3 for 1.05 V preset.
LDOREFIN (Pin 8)	LDO reference input	Determines LDO output: GND → 5 V; V5FILT → 3.3 V; 0.35–2.25 V → 0.7–4.5 V (2×LDOREFIN).
PGOOD1/PGOOD2 (Pins 13/28)	Open-drain power-good outputs	Assert low during soft-start, undervoltage (<90% nominal), overvoltage (>112.5%), or shutdown.
SKIPSEL (Pin 29)	Mode selection input	GND → Auto-Skip; floating/VREF2 → OOA™; V5FILT → PWM-only - defines light-load behavior and frequency profile.
TONSEL (Pin 2)	Frequency select input	GND → 400/500 kHz; VREF2/open → 400/300 kHz; V5FILT → 200/300 kHz (SMPS1/SMPS2 respectively).
VREF2 (Pin 1)	2-V reference output	Stable 2.00 V ±1.25%, sources ≤50 µA - used for SKIPSEL/OOA™ bias and external circuit referencing.
VREF3 (Pin 5)	3.3-V reference output	3.30 V ±2.4% (no load), 10 mA capable - supplies bias for system clocks, ADC references, or level-shifting.
TRIP1/TRIP2 (Pins 12/31)	Current-limit threshold inputs	0.2–2.0 V adjustable range; 5 µA sourcing current with 2900 ppm/°C tempco for accurate R_DS(on) sensing.

Key Features

Feature	Design Value
D-CAP™ adaptive on-time control	Enables stable regulation with POSCAP/SP-CAP output capacitors and eliminates need for external compensation network.
Three selectable operating modes	Auto-Skip (high efficiency at light load), OOA™ (audible-noise-free >22 kHz), PWM-only (forced CCM for predictable EMI).
Integrated R_DS(on) current sensing	Temperature-compensated low-side MOSFET sensing eliminates sense resistors, reducing BOM cost and board area.
Independent soft-start & tracking	Programmable 1.8 ms ramp time; SMPS2 can be sequenced after SMPS1 via EN2-to-VREF2 connection.
Adaptive gate drivers with boost switch	DRVHx drivers include integrated bootstrap switch and auto-refresh, improving high-side FET efficiency and reliability.
Dual-channel PGOOD and enable logic	Each SMPS has dedicated EN and PGOOD pins, enabling flexible power sequencing and fault isolation in multi-rail systems.

Applications

Graphics Power Management	Notebook System Bus Rails
Use Scenario: Powering discrete GPU memory (GDDR6) and interface logic in ultrabooks and thin-and-light notebooks. IC Role / Device Role / Timing Role: Dual-channel controller delivering tightly regulated 1.05 V (SMPS2) and 3.3 V (SMPS1) with sub-100 ns transient response to handle bursty GPU workloads. Use Value: Eliminates need for external current-sense resistors and compensation components, reducing solution size by ≥30% vs. traditional controllers.	Use Scenario: Generating core I/O voltages (e.g., SATA, USB, PCIe) and auxiliary 3.3 V/5 V rails from a shared 12–19 V adapter input. IC Role / Device Role / Timing Role: Primary dual-buck controller managing independent enable sequencing, PGOOD monitoring, and dynamic voltage scaling for multiple subsystems. Use Value: Integrated VREF2/VREF3 references and LDO eliminate need for discrete reference ICs, simplifying BOM and layout.
Mobile Communication Baseband	PDA & Handheld Application Processors
Use Scenario: Supplying RF transceiver analog/digital domains and baseband processor I/O in LTE/Wi-Fi modules. IC Role / Device Role / Timing Role: Dual SMPS providing 1.8 V (SMPS2) and 2.8 V (SMPS1) with OOA™ mode to avoid audible coil whine during voice calls or streaming. Use Value: 22–30 kHz minimum switching frequency under all loads ensures silent operation without sacrificing light-load efficiency.	Use Scenario: Powering ARM-based application processors and display interfaces in legacy PDAs and rugged handheld devices. IC Role / Device Role / Timing Role: Compact dual-controller delivering 0.8 V core and 1.2 V memory rails, with LDO supplying 3.3 V for SD card and touch controller. Use Value: 100 mA LDO with switchover logic replaces discrete LDO + OR-ing diode, reducing footprint and thermal overhead.

Graphics Power Management

Notebook System Bus Rails

Use Scenario: Powering discrete GPU memory (GDDR6) and interface logic in ultrabooks and thin-and-light notebooks.

IC Role / Device Role / Timing Role: Dual-channel controller delivering tightly regulated 1.05 V (SMPS2) and 3.3 V (SMPS1) with sub-100 ns transient response to handle bursty GPU workloads.

Use Value: Eliminates need for external current-sense resistors and compensation components, reducing solution size by ≥30% vs. traditional controllers.

Use Scenario: Generating core I/O voltages (e.g., SATA, USB, PCIe) and auxiliary 3.3 V/5 V rails from a shared 12–19 V adapter input.

IC Role / Device Role / Timing Role: Primary dual-buck controller managing independent enable sequencing, PGOOD monitoring, and dynamic voltage scaling for multiple subsystems.

Use Value: Integrated VREF2/VREF3 references and LDO eliminate need for discrete reference ICs, simplifying BOM and layout.

Mobile Communication Baseband

PDA & Handheld Application Processors

Use Scenario: Supplying RF transceiver analog/digital domains and baseband processor I/O in LTE/Wi-Fi modules.

IC Role / Device Role / Timing Role: Dual SMPS providing 1.8 V (SMPS2) and 2.8 V (SMPS1) with OOA™ mode to avoid audible coil whine during voice calls or streaming.

Use Value: 22–30 kHz minimum switching frequency under all loads ensures silent operation without sacrificing light-load efficiency.

Use Scenario: Powering ARM-based application processors and display interfaces in legacy PDAs and rugged handheld devices.

IC Role / Device Role / Timing Role: Compact dual-controller delivering 0.8 V core and 1.2 V memory rails, with LDO supplying 3.3 V for SD card and touch controller.

Use Value: 100 mA LDO with switchover logic replaces discrete LDO + OR-ing diode, reducing footprint and thermal overhead.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual synchronous step-down controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS51461RGER	Single-channel, 3–24 V input, 0.5–5.5 V output; no integrated LDO; supports D-CAP3™ and VR12.5/VR13 protocols.	Targeted at CPU core VR applications with PMBus interface; lacks dual SMPS + LDO integration of TPS51427RHBT.	Choose when CPU-specific compliance (IMVP-8/VR13) and digital telemetry are required over notebook I/O rail consolidation.
RT8205AZSP	Dual-channel buck controller (4.5–24 V), but uses voltage-mode control; no D-CAP™; no integrated LDO or VREF outputs.	Designed for cost-sensitive consumer notebooks; requires external compensation and reference ICs, increasing design complexity.	Choose only if strict cost targets outweigh benefits of D-CAP™ transient performance, integrated references, and LDO functionality.

Compared with TPS51427RHBT, the TPS51461RGER offers digital control and protocol compliance but sacrifices dual-rail integration and LDO capability, while the RT8205AZSP provides basic dual-buck functionality at lower cost but requires more external components and delivers slower transient response.

Availability

TPS51427RHBT is available at Aetrix Electronics and suitable for notebook I/O rails, graphics subsystems, and mobile communication baseband designs requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.

Supply support for TPS51427RHBT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion for portable electronics.

The TPS51427RHBT belongs to TI's notebook power management portfolio, engineered specifically for space-constrained, high-transient mobile platforms requiring minimal external components and seamless light-load efficiency.

FAQ

What is the maximum output current supported by the TPS51427RHBT's integrated LDO?

The TPS51427RHBT's integrated LDO delivers up to 100 mA continuously when regulating at 3.3 V or 5 V. During switchover to VSW (e.g., when VSW = 5 V and LDOREFIN = GND), it can source up to 500 mA briefly, as confirmed in the Electrical Characteristics table under "LDO Output Current During Switchover to 5 V". This capability allows the LDO to handle peak loads without external buffering, making TPS51427RHBT suitable for powering small peripherals like SD card interfaces or level shifters in notebook designs.

How does the TPS51427RHBT achieve <100 ns transient response?

The TPS51427RHBT achieves sub-100 ns transient response through its proprietary D-CAP™ adaptive on-time control architecture, which directly senses output voltage deviation and inductor current zero-crossing to trigger immediate high-side FET turn-on-bypassing traditional error amplifier latency. This architecture is optimized for low-ESR capacitors (e.g., POSCAP, SP-CAP) and eliminates external compensation, enabling the TPS51427RHBT to recover from load steps faster than conventional voltage-mode or current-mode controllers.

Can the TPS51427RHBT support independent sequencing of its two SMPS channels?

Yes, the TPS51427RHBT supports independent sequencing: EN1 and EN2 are separate inputs, and either can be tied to VREF2 (2 V) to delay startup of one channel until the other reaches regulation. For example, connecting EN2 to VREF2 causes SMPS2 to start only after SMPS1's output stabilizes-verified in the Terminal Functions table. This capability enables precise power-up ordering for systems with interdependent voltage rails, such as those found in modern notebook platforms using TPS51427RHBT.

What is the purpose of the SKIPSEL pin on the TPS51427RHBT?

The SKIPSEL pin on the TPS51427RHBT selects among three operating modes: GND → Auto-Skip (reduced frequency at light load for high efficiency), floating or VREF2 → OOA™ (minimum 22 kHz switching to eliminate audible noise), and V5FILT → PWM-only (fixed-frequency forced continuous conduction). This pin directly configures the controller's light-load behavior without firmware or external logic, allowing designers to optimize TPS51427RHBT for efficiency, noise, or EMI requirements per application.

Does the TPS51427RHBT require external compensation components?

No, the TPS51427RHBT does not require external compensation components due to its D-CAP™ control architecture, which embeds internal compensation circuitry optimized for low-ESR output capacitors. The datasheet explicitly states that D-CAP™ "enables stable operation when using capacitors with low ESR, such as specialty polymer capacitors" and eliminates the need for external RC networks-confirmed in the DETAILED DESCRIPTION section. This reduces BOM count and simplifies layout for TPS51427RHBT implementations.

TPS51427RHBT Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: D-CAP™

Package/Case:: 32-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Applications:: Controller, Notebook Power System

Voltage - Input:: 5.5V ~ 28V

Number of Outputs:: 2

Voltage - Output:: 3.3V, 5V, Adj

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 32-VQFN (5x5)

TPS51427RHBT FAQ

1.How can I place an order for TPS51427RHBT through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS51427RHBT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS51427RHBT reliable?

The price and inventory of TPS51427RHBT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS51427RHBT is usually 5 days.

3.What payment methods are accepted for TPS51427RHBT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS51427RHBT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS51427RHBT?

TPS51427RHBT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS51427RHBT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS51427RHBT?

For technical support, including TPS51427RHBT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS51427RHBT requirements.

6.How does Aetrix verify that TPS51427RHBT is sourced from the original manufacturer or authorized distributors?

All TPS51427RHBT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS51427RHBT meets industry standards.

7.What is the process for return or replacement of TPS51427RHBT?

All TPS51427RHBT units undergo pre-shipment inspection (PSI). If there is an issue with TPS51427RHBT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS51427RHBT part is unused and in its original packaging.

Return procedure for TPS51427RHBT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…