My Inquiry
My Account
Texas Instruments TPS51463RGET
- Part No.:
- TPS51463RGET
- Manufacturer:
- Texas Instruments
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
TPS51463RGET.pdf
- Description:
- IC REG BUCK PROG 24VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:202
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS51463RGET from Texas Instruments is a fully integrated synchronous step-down DC-DC converter with D-CAP+™ control architecture, 2-bit VID interface, and integrated high- and low-side FETs. It delivers up to 5 A output current, supports 3.3-V/5-V input, regulates output from 0.75 V to 0.9 V (per Intel Chief River SA VID table), and operates at selectable 700 kHz or 1 MHz switching frequency in a 4 mm × 4 mm QFN-24 package. It is designed for Intel ULV CPU system agent rail regulation.
For engineers reviewing the TPS51463RGET datasheet, TPS51463RGET pinout, TPS51463RGET application, or TPS51463RGET equivalent, key selection criteria include its VID-programmable output voltage range (0.75–0.9 V), integrated FETs eliminating external MOSFETs, D-CAP+™ adaptive on-time control for fast transient response, 10 µA SLEW pin current source for precise voltage slewing, and thermal shutdown at 125°C with 10°C hysteresis.
Technical Context
The TPS51463RGET implements D-CAP+™ mode using an internal current-sense amplifier (43–59 mV/A gain) and adaptive on-time control that begins each cycle when the amplified current feedback crosses the error amplifier output - not a fixed ripple threshold. Its non-droop configuration relies on COMP–VREF type-II compensation to achieve flat load regulation and tight DC accuracy.
It features dual-frequency selection via MODE pin (700 kHz with 100 kΩ pull-down, 1 MHz open), programmable soft-start/voltage transition via external capacitor on SLEW pin (10 µA constant current), and VID-on-the-fly transitions with PGOOD blanking during slewing. Protection includes valley overcurrent (4.0–5.5 A), output OVP (118–122% of VSLEW), UVP (66–70% of VSLEW), and 5-V UVLO (4.2–4.5 V on V5FILT).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.3 V to 6.5 V - supports standard 3.3-V and 5-V system rails without external LDO pre-regulation. |
| Output Voltage Range | 0.75 V to 0.9 V (VID-defined) - matches Intel Chief River ULV CPU System Agent rail requirements per Table 1. |
| Max Output Current | 5.5 A peak (valley OCL limit) - enables robust support of dynamic CPU SA loads up to 4 A DC + 2 A transient. |
| Switching Frequency | 700 kHz or 1 MHz - selectable via MODE pin; higher frequency allows smaller inductors (e.g., 0.42 µH) and reduced solution footprint. |
| SLEW Pin Current | 10 µA (nominal) - sets precise, frequency-independent voltage ramp rate (e.g., 1 mV/µs with 10 nF capacitor). |
| Reference Voltage | 2.0 V ±1% - stable internal bandgap reference used by VID DAC and feedback loop for high-accuracy output regulation. |
| Thermal Shutdown | 125°C with 10°C hysteresis - latches off until junction cools, preventing thermal runaway in compact notebook PCB layouts. |
Pinout & Package
TPS51463RGET is housed in a thermally enhanced 4 mm × 4 mm, 24-pin QFN package (RGE) with exposed thermal pad connected to PGND. The package is RoHS-compliant, lead-free, and rated for –40°C to +85°C ambient operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pins 3, 5, 21, 22, 23) | High-side FET drain input | Accepts 3.3-V/5-V input; multiple pins reduce IR drop and improve thermal spreading. |
| SW (Pins 7, 8, 9, 10, 11) | Switch node | Connects to output inductor; five parallel pins minimize switching node impedance and EMI. |
| PGND (Pins 19, 20, 24) | Low-side FET source return | Power ground for rectifying FET; three pins ensure low-inductance path for high di/dt currents. |
| BST (Pin 12) | Bootstrap supply | Drives high-side gate via 0.1-µF capacitor to SW; enables 100% duty cycle capability. |
| VID0 / VID1 (Pins 14, 15) | 2-bit digital voltage ID inputs | Set output voltage per Intel SA VID table (0.9 V, 0.85 V, 0.775 V, 0.75 V); support on-the-fly transitions. |
| SLEW (Pin 4) | Voltage transition timing control | 10 µA current source charges external capacitor to define startup/slew rate independent of load or frequency. |
| PGOOD (Pin 16) | Open-drain power-good indicator | Asserts after 3 ms delay post-regulation; blanked during VID transitions to avoid false faults. |
| V5DRV / V5FILT (Pins 17, 18) | 5-V analog/driver supply | Dedicated 5-V rails for gate driver and analog circuitry; monitored for UVLO (4.2–4.5 V) to ensure proper biasing. |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP+™ Adaptive On-Time Control | Eliminates external compensation components and enables <10 µs transient response without loop tuning. |
| Integrated High- and Low-Side FETs | Reduces BOM count by 4 MOSFETs and associated gate drivers; achieves >90% efficiency at 3 A with 5-V input. |
| 2-Bit VID Interface with Slewing | Supports Intel Chief River SA voltage scaling (0.75–0.9 V); SLEW pin ensures controlled dV/dt during VID transitions to prevent acoustic noise. |
| Auto Skip Mode at Light Load | Maintains >80% efficiency down to 10 mA by entering discontinuous conduction mode and reducing switching frequency. |
| Non-Droop Output Regulation | Flat load regulation (<±1.5% output voltage deviation) achieved via COMP–VREF type-II compensation - critical for CPU SA rail stability. |
Applications
| Intel® Chief River ULV CPU System Agent | Notebook System Power Management |
|---|---|
Use Scenario: Regulating the system agent (SA) rail for Intel ULV CPUs in thin-and-light notebooks requiring dynamic voltage scaling between 0.75 V and 0.9 V. IC Role / Device Role / Timing Role: Primary buck regulator controlling VCCSA with VID-on-the-fly transitions synchronized to processor reset timing (≤900 ms). Use Value: Enables compliance with Intel platform power sequencing specs while minimizing board area via integrated FETs and no external compensation. | Use Scenario: Providing tightly regulated, low-noise core power to embedded controllers and I/O hubs in space-constrained portable systems. IC Role / Device Role / Timing Role: Secondary buck converter delivering stable 0.85-V rail with <3-ms PGOOD assertion and 8-µs UVP fault detection. Use Value: Guarantees safe power-up sequencing and rapid fault response without external monitoring circuitry. |
| Low-Voltage Point-of-Load Conversion | Intel Platform Reference Design Compliance |
Use Scenario: Stepping down 5-V or 3.3-V system rails to sub-1-V logic supplies for ASICs, FPGAs, or memory interfaces. IC Role / Device Role / Timing Role: Standalone PoL regulator supporting MLCC-only output capacitors and auto-skip for ultra-low quiescent current. Use Value: Eliminates need for tantalum/POS capacitor banks and reduces solution cost by 30% versus discrete controller+FET designs. | Use Scenario: Implementing TI-recommended reference design (UDG-12019) for Intel 2011/2012 platforms with validated component list (e.g., MPCG0740LR42C inductor). IC Role / Device Role / Timing Role: Drop-in replacement for TPS51462 in Chief River SA applications; shares identical pinout and VID mapping. Use Value: Accelerates time-to-market with pre-validated layout, thermal performance (θJA = 38.3°C/W), and Bode plot stability margins. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS51462RGET | Same pinout, VID table, and D-CAP+™ architecture; lacks V5FILT UVLO and has lower OCL (3.5 A vs. 4.0 A min). | Valid for legacy Chief River designs where 5-V UVLO redundancy is not required and peak load ≤3.5 A. | Select TPS51462RGET only if cost sensitivity outweighs need for enhanced 5-V monitoring and higher current headroom. |
| ISL95831IRZ-T | 3-phase controller with external FETs; supports 3-bit VID, 300 kHz–1.5 MHz frequency, but requires 6 external MOSFETs and full compensation network. | Targeted at higher-current (>10 A) CPU VRMs; not suitable for single-rail SA applications due to complexity and footprint. | Choose ISL95831IRZ-T only when scaling beyond 5 A or requiring multi-phase interleaving for thermal management. |
Compared with TPS51463RGET, TPS51462RGET offers identical VID compatibility and layout but reduced protection coverage, while ISL95831IRZ-T provides higher current scalability at the cost of increased component count, design effort, and PCB area - making TPS51463RGET optimal for cost-sensitive, space-constrained ULV SA rails.
Availability
TPS51463RGET is available at Aetrix Electronics and suitable for notebook computing, Intel platform reference designs, and low-voltage point-of-load conversion requiring stable component supply, full RoHS compliance, and guaranteed -40°C to +85°C operation.
Supply support for TPS51463RGET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC-DC conversion and CPU power delivery.
The TPS51463RGET belongs to TI's D-CAP+™ synchronous buck converter product line, engineered specifically for Intel ultralow-voltage CPU system agent power rails where fast transient response, VID programmability, and minimal external components are mandatory.
FAQ
What is the maximum supported output current for the TPS51463RGET?
The TPS51463RGET supports a minimum valley overcurrent limit of 4.0 A and a typical limit of 5.5 A, enabling reliable operation at up to 4 A DC load with 2 A dynamic transients. Its integrated FETs and thermal design (θJA = 38.3°C/W) sustain this current in a 4 mm × 4 mm QFN package under 85°C ambient conditions with adequate PCB copper pour.
How does the SLEW pin function in the TPS51463RGET?
The SLEW pin in the TPS51463RGET sources a precise 10 µA current to charge an external capacitor to ground, defining the voltage ramp rate during startup and VID transitions. For example, a 10 nF capacitor yields ~1 mV/µs slew rate - ensuring controlled dV/dt to prevent inductor current perturbation and acoustic noise, as required by Intel platform specifications.
Does the TPS51463RGET require external compensation components?
No, the TPS51463RGET uses D-CAP+™ adaptive on-time control and supports non-droop regulation with only two external components between COMP and VREF (a resistor and capacitor) for type-II compensation. This eliminates traditional voltage-mode compensation networks, reducing design complexity and component count while maintaining stability across load and input variations.
What protection features are built into the TPS51463RGET?
The TPS51463RGET integrates valley overcurrent protection (4.0–5.5 A), output overvoltage (118–122% of VSLEW) and undervoltage (66–70% of VSLEW) protection with 8-µs delay, 5-V supply UVLO (4.2–4.5 V on V5FILT), thermal shutdown at 125°C with 10°C hysteresis, and PGOOD blanking during VID transitions - providing comprehensive fault coverage for CPU SA rail reliability.
Can the TPS51463RGET operate with only ceramic output capacitors?
Yes, the TPS51463RGET is explicitly designed to support all-MLCC output capacitor configurations without requiring POSCAP or polymer capacitors. Its D-CAP+™ control loop maintains stability with low-ESR ceramic capacitors, simplifying BOM, improving reliability, and reducing solution size - a key advantage over older voltage-mode controllers requiring bulk capacitance.
TPS51463RGET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- D-CAP+™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Programmable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.75V, 0.775V, 0.85V, 0.9V
- Voltage - Output (Max):
- -
- Current - Output:
- -
- Frequency - Switching:
- 700kHz, 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-VQFN (4x4)
TPS51463RGET FAQ
1.How can I place an order for TPS51463RGET through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS51463RGET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS51463RGET reliable?
The price and inventory of TPS51463RGET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS51463RGET is usually 5 days.
3.What payment methods are accepted for TPS51463RGET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS51463RGET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS51463RGET?
TPS51463RGET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS51463RGET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS51463RGET?
For technical support, including TPS51463RGET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS51463RGET requirements.
6.How does Aetrix verify that TPS51463RGET is sourced from the original manufacturer or authorized distributors?
All TPS51463RGET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS51463RGET meets industry standards.
7.What is the process for return or replacement of TPS51463RGET?
All TPS51463RGET units undergo pre-shipment inspection (PSI). If there is an issue with TPS51463RGET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS51463RGET part is unused and in its original packaging.
Return procedure for TPS51463RGET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS51463RGET Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
