Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

Texas Instruments TPS51518RUKR

Name: TPS51518RUKR
Brand: Texas Instruments
SKU: TPS51518RUKR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS51518RUKR

Manufacturer:: Texas Instruments

Category:: Special Purpose Regulators

Package:: 20-WFQFN Exposed Pad

Datasheet:: TPS51518RUKR.pdf

Description:: IC REG CTRL 2BIT VID 1OUT 20WQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,494

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS51518RUKR from Texas Instruments is a single-phase synchronous buck controller supporting D-CAP™ and D-CAP2™ adaptive on-time modulation, 2-bit VID voltage selection (0.5 V–2.0 V), 350 kHz switching frequency, and R_DS(on) current sensing for GFX and system agent power supplies in Intel Chief River platforms.

For engineers reviewing the TPS51518RUKR datasheet, TPS51518RUKR pinout, TPS51518RUKR application, or TPS51518RUKR equivalent, key selection criteria include VID-programmable output voltage range, dual-mode control architecture compatibility with ceramic or polymer output capacitors, integrated gate drivers with 1.7 Ω high-side/0.6 Ω low-side sink resistance, and thermal shutdown at 140°C.

Technical Context

The TPS51518RUKR implements two distinct control topologies: D-CAP™ mode uses differential voltage feedback with ESR-dependent ripple injection for fast transient response, while D-CAP2™ mode employs internal phase compensation (RC/CC network) optimized for ultra-low-ESR MLCCs. Both operate at 350 kHz with adaptive on-time regulation inversely proportional to input voltage and proportional to output voltage.

It integrates 2-bit VID inputs (VID0/VID1) selecting among four external resistor-set reference voltages (V0–V3), supports soft-start via 10 µA SLEW current source, and provides programmable slew rate during VID transitions using 50 µA current. Current sensing relies on 4700 ppm/°C-tracked TRIP current source referenced to GND/SW node for R_DS(on) monitoring.

Key Specifications

Parameter	Value and Actual Design Meaning
Control Architecture	D-CAP™ and D-CAP2™ adaptive on-time, selectable via MODE pin; enables stable operation with POS/SPCAP or all-ceramic output caps
Output Voltage Range	0.5 V to 2.0 V, set by 2-bit VID (four levels) using external resistive dividers on V0–V3 pins
Switching Frequency	350 kHz fixed in both D-CAP™ and D-CAP2™ modes; pseudo-constant frequency maintained across input/output variations
Current Sensing	R_DS(on)-based via GSNS/SW/GND nodes; TRIP pin sources 10 µA (25°C) with 4700 ppm/°C tempco for MOSFET R_DS(on) drift compensation
Gate Drivers	DRVH/DRVL outputs drive external high-side/low-side MOSFETs; 1.7 Ω high-side source / 0.6 Ω low-side sink resistance at 50 mA
Protection Suite	OVP (120% VOUT), UVP (68% VOUT), OCP (cycle-by-cycle valley-current limit), thermal shutdown at 140°C (10°C hysteresis)
Soft-Start & Slew	10 µA internal current into external SLEW capacitor sets startup time; 50 µA during VID transitions controls voltage ramp rate

Pinout & Package

TPS51518RUKR is housed in a 3 mm × 3 mm, 20-pin QFN package (RUK) with 0.4 mm pitch and exposed thermal pad connected to GND.

Pin/Terminal	Circuit Role	Design Meaning
1 GSNS	Voltage sense return	Connects to GND sense point of load; ties to GND via 10 Ω for die sensing or shorted for remote sense
2 V3	VID reference input	Corresponds to VID 11; sets fourth output voltage level when VID1=1, VID0=1
3 V2	VID reference input	Corresponds to VID 10; sets third output voltage level when VID1=1, VID0=0
4 V1	VID reference input	Corresponds to VID 01; sets second output voltage level when VID1=0, VID0=1
5 V0	VID reference input	Corresponds to VID 00; sets first output voltage level when VID1=0, VID0=0
6 VREF	Reference output	2.0 V ±1% reference with 300 µA sourcing capability; bypass with ≥1 µF ceramic cap to GND
7 PGOOD	Power-good indicator	Open-drain output asserting within ±8% VOUT window; 1 ms delay on rise, 0.2 µs on fall
8 VID0	VID select input	Logic input (1 V or 3.3 V compatible) selecting VID bit 0; used with VID1 to choose among four VOUT levels
9 VID1	VID select input	Logic input (1 V or 3.3 V compatible) selecting VID bit 1; used with VID0 to choose among four VOUT levels
10 EN	Enable input	Active-high enable with 0.5 V low / 1.5 V high thresholds; supports 3.3 V logic
11 BST	Bootstrap supply	Connects external bootstrap capacitor to SW; internally tied to V5IN via integrated switch
12 SW	Switch node	High-side MOSFET drain connection; serves as R_DS(on) current sensing return and bootstrap return
13 DRVH	High-side driver	Gate drive output for external high-side N-channel MOSFET; 1.7 Ω source / 0.8 Ω sink resistance
14 DRVL	Low-side driver	Gate drive output for external low-side N-channel MOSFET; 1.1 Ω source / 0.6 Ω sink resistance
15 V5IN	5 V supply input	Input for internal circuitry and gate drivers; operates from 4.5 V to 5.25 V; UVLO at 4.0 V (shutdown)
16 MODE	Control mode select	GND selects D-CAP™; 5 V selects D-CAP2™; sampled at EN assertion
17 GND	Ground reference	Combined AGND/PGND; serves as positive current sense node for R_DS(on) sensing
18 TRIP	Current limit setting	Connects to GND via R_TRIP; sources 10 µA (25°C) to set OCL threshold at V_TRIP/8
19 SLEW	Slew/soft-start control	Accepts external capacitor; 10 µA current sets soft-start time, 50 µA sets VID transition slew rate
20 VSNS	Voltage sense input	Connects to load VOUT sense point; differential feedback with GSNS enables remote sensing accuracy

Key Features

Feature	Design Value
Dual control topology support	Selectable D-CAP™ (for polymer/POS caps) or D-CAP2™ (for MLCCs) via MODE pin-eliminates need for external compensation networks
2-bit VID programmability	Four discrete output voltages (0.5–2.0 V) set by resistor dividers on V0–V3; enables dynamic voltage scaling for GPU/system agent rails
Integrated R_DS(on) current sensing	TRIP pin sources temperature-compensated 10 µA (4700 ppm/°C) to set OCL threshold-reduces BOM count vs. sense resistors
Programmable soft-start & VID slew	Separate 10 µA (startup) and 50 µA (VID transition) current sources into external SLEW capacitor-prevents inrush and ensures controlled voltage ramps
Full protection suite	OVP/UVP/OCP with cycle-by-cycle valley-current limiting, thermal shutdown at 140°C, and PGOOD with ±8% window-ensures robust GFX rail operation
Compact QFN packaging	3 mm × 3 mm, 20-pin RUK package with thermal pad-enables high-density layout for space-constrained notebook/GFX modules

Applications

GFX Core Power Supply	System Agent (SA) Rail
Use Scenario: Powers discrete or integrated GPU cores requiring rapid voltage transitions between performance states (e.g., 3D rendering → idle). IC Role / Device Role / Timing Role: Single-phase synchronous buck controller delivering up to 30 A with D-CAP2™ mode for ceramic-cap stability and 350 kHz switching. Use Value: Achieves <1.5% load regulation at 20 A (VIN=12 V) and sub-100 ns PGOOD assertion delay-critical for GPU power state coordination.	Use Scenario: Supplies Intel Chief River platform System Agent logic, including memory controller and PCIe root complex. IC Role / Device Role / Timing Role: VID-programmable buck controller supporting 0.6 V–0.9 V outputs with D-CAP™ mode for polymer-cap compatibility. Use Value: Enables 4-level dynamic voltage scaling via VID0/VID1; maintains ±0.5% DC regulation across –10°C to 105°C ambient.
Notebook CPU Graphics Rail	Mobile Workstation GFX Module
Use Scenario: Provides dedicated graphics voltage rail in thin-and-light notebooks where thermal headroom limits multi-phase solutions. IC Role / Device Role / Timing Role: Compact 3×3 mm QFN controller driving discrete MOSFETs with integrated 5-V gate drivers and R_DS(on) sensing. Use Value: Delivers >90% efficiency at 12 V input / 0.8 V output / 6 A load (Figure 2); reduces thermal footprint vs. integrated PMICs.	Use Scenario: Powers high-performance mobile GPU modules in workstations requiring precise voltage sequencing and fault reporting. IC Role / Device Role / Timing Role: Controller with PGOOD open-drain output, programmable UV/OV thresholds, and thermal shutdown for safety-critical GFX subsystems. Use Value: Supports 1-ms PGOOD assertion delay and 0.2 µs de-assertion-enables tight power-rail coordination with FPGA or baseband processors.

GFX Core Power Supply

System Agent (SA) Rail

Use Scenario: Powers discrete or integrated GPU cores requiring rapid voltage transitions between performance states (e.g., 3D rendering → idle).

IC Role / Device Role / Timing Role: Single-phase synchronous buck controller delivering up to 30 A with D-CAP2™ mode for ceramic-cap stability and 350 kHz switching.

Use Value: Achieves <1.5% load regulation at 20 A (VIN=12 V) and sub-100 ns PGOOD assertion delay-critical for GPU power state coordination.

Use Scenario: Supplies Intel Chief River platform System Agent logic, including memory controller and PCIe root complex.

IC Role / Device Role / Timing Role: VID-programmable buck controller supporting 0.6 V–0.9 V outputs with D-CAP™ mode for polymer-cap compatibility.

Use Value: Enables 4-level dynamic voltage scaling via VID0/VID1; maintains ±0.5% DC regulation across –10°C to 105°C ambient.

Notebook CPU Graphics Rail

Mobile Workstation GFX Module

Use Scenario: Provides dedicated graphics voltage rail in thin-and-light notebooks where thermal headroom limits multi-phase solutions.

IC Role / Device Role / Timing Role: Compact 3×3 mm QFN controller driving discrete MOSFETs with integrated 5-V gate drivers and R_DS(on) sensing.

Use Value: Delivers >90% efficiency at 12 V input / 0.8 V output / 6 A load (Figure 2); reduces thermal footprint vs. integrated PMICs.

Use Scenario: Powers high-performance mobile GPU modules in workstations requiring precise voltage sequencing and fault reporting.

IC Role / Device Role / Timing Role: Controller with PGOOD open-drain output, programmable UV/OV thresholds, and thermal shutdown for safety-critical GFX subsystems.

Use Value: Supports 1-ms PGOOD assertion delay and 0.2 µs de-assertion-enables tight power-rail coordination with FPGA or baseband processors.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous buck controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS51285BRUKR	Single-phase controller with integrated MOSFET drivers but no VID support; fixed 0.6 V output or resistor-programmed; lacks D-CAP2™ mode	Targeted at cost-sensitive notebook CPU core rails-not suitable for multi-voltage GFX applications requiring VID transitions	Select TPS51285BRUKR only if fixed-output or non-VID designs are acceptable and ceramic-cap compatibility is not required
ISL95831IRZ	Single-phase controller with 2-bit VID, but uses voltage-mode control (not D-CAP/D-CAP2); requires external compensation; no R_DS(on) sensing	Designed for legacy Intel platforms with different VID timing; lacks integrated 5-V gate drivers and thermal shutdown hysteresis	Choose ISL95831IRZ only when migrating from older Intersil designs and external compensation is acceptable

Compared with TPS51518RUKR, TPS51285BRUKR offers lower BOM count but no VID flexibility or ceramic-cap optimization, while ISL95831IRZ provides VID compatibility with higher design complexity and reduced integration-making TPS51518RUKR optimal for new GFX rail designs demanding dual-mode stability and compact layout.

Availability

TPS51518RUKR is available at Aetrix Electronics and suitable for notebook computers, GFX power supplies, and Intel Chief River platform system agent rails requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for TPS51518RUKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC-DC conversion and notebook power architecture.

The TPS51518RUKR belongs to TI's D-CAP™ family of synchronous buck controllers, designed specifically for graphics and system agent power delivery in Intel mobile platforms-emphasizing fast transient response, multi-voltage flexibility, and minimal external component count.

FAQ

What control modes does the TPS51518RUKR support, and how are they selected?

The TPS51518RUKR supports D-CAP™ mode (optimized for polymer/POS capacitors) and D-CAP2™ mode (optimized for MLCCs), both operating at 350 kHz. Selection is made by the MODE pin voltage at EN assertion: GND configures D-CAP™, while 5 V configures D-CAP2™. The TPS51518RUKR datasheet specifies that this configuration is latched at startup and remains active until reset. Each mode uses adaptive on-time control without requiring external compensation components.

How does the TPS51518RUKR implement 2-bit VID voltage programming?

The TPS51518RUKR uses VID0 and VID1 inputs to select among four output voltages (00 to 11), each corresponding to an external resistor divider connected to V0, V1, V2, or V3 pins. These pins accept reference voltages derived from the internal 2.0 V VREF output. The TPS51518RUKR allows full flexibility-the user assigns any desired voltage level to each VID code, enabling custom dynamic scaling sequences for GPU or SA rails without hardware changes.

What is the purpose of the SLEW pin on the TPS51518RUKR, and how is it used?

The SLEW pin on the TPS51518RUKR serves dual functions: soft-start timing control (10 µA current source) and VID transition slew-rate programming (50 µA current source). An external capacitor from SLEW to GND sets startup duration per Equation 1 (t_SS = C_SLEW × V_OUT / 10 µA) and VID ramp time per Equation 2 (t_VID = C_SLEW × ΔV / 50 µA). The TPS51518RUKR requires minimum 2.7 nF capacitance for reliable VID transition control.

How does the TPS51518RUKR perform current sensing, and what is the role of the TRIP pin?

The TPS51518RUKR uses R_DS(on) current sensing via the GSNS–SW–GND path, eliminating external sense resistors. The TRIP pin sources a temperature-compensated 10 µA current (4700 ppm/°C) that flows through an external resistor to GND, setting the overcurrent limit threshold at V_TRIP/8. This compensates for MOSFET R_DS(on) drift over temperature, ensuring consistent OCL trip points across –10°C to 105°C operation of the TPS51518RUKR.

What protections are integrated into the TPS51518RUKR, and how do they behave during fault conditions?

The TPS51518RUKR integrates OVP (120% VOUT), UVP (68% VOUT), cycle-by-cycle OCP, and thermal shutdown at 140°C (10°C hysteresis). During OVP, DRVH turns off and DRVL forces on to discharge the output; UVP triggers after 1 ms delay and disables switching; OCP operates in valley-current mode during off-time; thermal shutdown is non-latched and recovers automatically after cooldown. All protections are active simultaneously and validated across the full operating temperature range of the TPS51518RUKR.

TPS51518RUKR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: D-CAP™, D-CAP2™

Package/Case:: 20-WFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Applications:: Controller, 2-bit VID

Voltage - Input:: 3V ~ 28V

Number of Outputs:: 1

Voltage - Output:: 0.5V ~ 2V

Operating Temperature:: -10°C ~ 105°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-WQFN (3x3)

TPS51518RUKR FAQ

1.How can I place an order for TPS51518RUKR through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS51518RUKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS51518RUKR reliable?

The price and inventory of TPS51518RUKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS51518RUKR is usually 5 days.

3.What payment methods are accepted for TPS51518RUKR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS51518RUKR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS51518RUKR?

TPS51518RUKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS51518RUKR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS51518RUKR?

For technical support, including TPS51518RUKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS51518RUKR requirements.

6.How does Aetrix verify that TPS51518RUKR is sourced from the original manufacturer or authorized distributors?

All TPS51518RUKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS51518RUKR meets industry standards.

7.What is the process for return or replacement of TPS51518RUKR?

All TPS51518RUKR units undergo pre-shipment inspection (PSI). If there is an issue with TPS51518RUKR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS51518RUKR part is unused and in its original packaging.

Return procedure for TPS51518RUKR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…