My Inquiry
My Account
Texas Instruments TPS51633RSMT
- Part No.:
- TPS51633RSMT
- Manufacturer:
- Texas Instruments
- Category:
- Special Purpose Regulators
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TPS51633RSMT.pdf
- Description:
- IC REG CTRLR INTEL 1OUT 32VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,549
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS51633RSMT from Texas Instruments is a 3-phase, driverless D-CAP+™ step-down controller compliant with Intel® VR12.6 SVID protocol, delivering 0.50-V to 2.30-V output via 8-bit DAC, operating across 4.5–28-V input, with 300–800-kHz selectable switching frequency and AutoBalance phase balancing for CPU voltage regulation in high-performance laptops and ultrabooks.
For engineers reviewing the TPS51633RSMT datasheet, TPS51633RSMT pinout, TPS51633RSMT application, or TPS51633RSMT equivalent, key selection criteria include VR12.6 SVID compliance, PS3/PS4 low-power states, 8-level OSR/USR transient control, discrete/DrMOS compatibility, and thermal performance in the 4×4 mm QFN package.
Technical Context
The TPS51633RSMT implements D-CAP+™ architecture with overlapping pulse support to achieve fast transient response and minimal output capacitance. It integrates full VR12.6 I/O features-VR_READY (PGOOD), ALERT, and VR_HOT-and supports SVID address programming (0–7) for multi-controller systems.
In PS4 mode, quiescent power consumption is 0.25 mW; voltage positioning and VCPU slew rate are independently adjustable. Phase operation (1/2/3-phase) and current limit (8 selectable levels) are configurable via SVID commands or external resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Topology | Driverless synchronous buck controller - eliminates need for external gate drivers, reducing BOM count and layout complexity. |
| Input Voltage Range | 4.5 V to 28 V - supports wide-input adapter, battery, and NVDC architectures without pre-regulation. |
| Output Voltage Range | 0.50 V to 2.30 V (8-bit DAC) - enables precise, digitally programmable CPU core voltage per VR12.6 specification. |
| Switching Frequency | 300 kHz to 800 kHz (selectable) - balances efficiency vs. size: higher frequencies allow smaller inductors/capacitors; lower frequencies improve light-load efficiency. |
| Phase Support | 1-, 2-, or 3-phase operation - scales output current capability and thermal distribution across phases while maintaining tight load sharing via AutoBalance. |
| Operating Temperature | –40°C to +105°C - qualified for mobile platform under-hood and system-level thermal environments. |
| Package | 32-pin VQFN (RSM), 4.0 × 4.0 mm, 1.0 mm max height - thermally enhanced PowerPAD™ design requires exposed pad soldering for optimal junction-to-PCB thermal resistance. |
Pinout & Package
TPS51633RSMT is housed in a thermally optimized 32-pin VQFN (RSM) package with 0.4-mm pitch and an exposed thermal pad requiring PCB solder connection. Pin 1 is located at top-left corner (Q2 quadrant per tape orientation), and the package conforms to JEDEC MO-220 standards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Primary input supply | Accepts 4.5–28 V input; powers internal LDOs and bias circuitry - must be locally decoupled near package. |
| VDDIO | I/O supply rail | Provides 3.3-V bias for SVID interface and logic; separate from VIN to isolate noise-sensitive digital signaling. |
| SVID_DATA / SVID_CLK | SVID bidirectional bus | Two-wire serial interface for VR12.6 communication - supports dynamic VID updates, telemetry readback, and fault reporting. |
| VR_HOT / ALERT / VR_READY | VR12.6 status outputs | Dedicated open-drain signals indicating thermal alert, general fault, and power-good status - directly interface with CPU VRHOT and PGOOD pins. |
| PWM1–PWM3 | Phase drive outputs | Three independent PWM outputs - each drives external FET gates (discrete, Power Block, or DrMOS) without external drivers. |
| ISENx+ | Current sense inputs (x=1–3) | Differential inputs for phase current monitoring - enable accurate per-phase current reporting and balance correction via AutoBalance. |
Key Features
| Feature | Design Value |
|---|---|
| Intel VR12.6 SVID compliance | Fully implements serial VID protocol including VR_READY handshake, ALERT assertion, VR_HOT signaling, and SVID address selection (0–7). |
| D-CAP+™ control with OSR/USR | 8 independent levels of overshoot and undershoot reduction - dynamically adjusts response to load transients without external compensation components. |
| AutoBalance phase balancing | Real-time per-phase current monitoring and duty-cycle adjustment - maintains ≤5% inter-phase current imbalance across temperature and load. |
| PS3/PS4 ultra-low-power modes | PS4 quiescent power = 0.25 mW - extends battery life during deep sleep by minimizing controller leakage and bias current. |
| Configurable voltage positioning | Programmable droop slope and offset - enables precise adaptive voltage scaling (AVS) to match CPU dynamic power requirements. |
Applications
| Mobile CPU Voltage Regulation | Ultrabook Adaptive Power Delivery |
|---|---|
|
Use Scenario: Regulating core voltage for Intel Core i5/i7 processors in thin-and-light notebooks with dual-battery and NVDC architecture. IC Role / Device Role / Timing Role: Primary VR12.6-compliant step-down controller managing 3-phase power delivery, SVID communication, and PS4 entry/exit sequencing. Use Value: Enables <100-ns transient response to CPU DVFS events while maintaining ±5-mV output accuracy and supporting 0.25-mW PS4 quiescent power. |
Use Scenario: Dynamic voltage scaling in fanless ultrabooks where thermal headroom limits continuous power draw. IC Role / Device Role / Timing Role: Driverless controller coordinating with TI Power Stage™ or DrMOS devices to deliver up to 90 A with real-time phase shedding and voltage positioning. Use Value: Reduces solution footprint by eliminating gate drivers and achieves >92% peak efficiency at 50-A load using 3-phase interleaving and AutoBalance. |
| Adapter-Fed High-Efficiency Computing | Multi-Rail System Power Management |
|
Use Scenario: 12-V adapter input powering CPU VR in docking stations or portable workstations with active cooling. IC Role / Device Role / Timing Role: Controller handling 300–800-kHz frequency selection, 8-level current limiting, and VR_HOT thermal throttling coordination with CPU. Use Value: Supports 28-V maximum input for future-proof adapter designs and delivers stable 1.0–1.3-V output across –40°C to +105°C ambient. |
Use Scenario: Integration into multi-rail PMIC subsystems where TPS51633RSMT manages VCPU while companion ICs handle SoC I/O and memory rails. IC Role / Device Role / Timing Role: Standalone VR12.6 controller with independent SVID address (0–7) enabling coexistence with other VR controllers on shared bus. Use Value: Eliminates need for external level shifters or bus arbitration logic - simplifies firmware integration and reduces system-level validation effort. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar VR12.6 CPU voltage regulator controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL95815IRZ-T | 3-phase VR12.6 controller with integrated MOSFET drivers; lacks PS4 sub-1-mW quiescent mode and AutoBalance algorithm. | Requires external gate drivers for discrete FETs; supports only PS3 (not PS4) for lowest-power sleep state. | Preferred when gate driver integration is prioritized over ultra-low PS4 power or advanced phase balancing. |
| RT8803AGQW | 3-phase VR12.5/VR12.6 controller with 0.3-V to 1.52-V DAC range; no SVID address programming (fixed address 0x68); no VR_HOT output. | Limited to single-controller systems; lacks VR_HOT thermal alert signaling required for Intel mobile platforms. | Applicable in cost-sensitive VR12.5 designs where VR_HOT and multi-address SVID are not required. |
Compared with ISL95815IRZ-T and RT8803AGQW, the TPS51633RSMT uniquely combines PS4-ready 0.25-mW quiescent power, programmable SVID addressing, VR_HOT signaling, and AutoBalance - making it the only option fully aligned with Intel VR12.6 mobile platform certification requirements.
Availability
TPS51633RSMT is available at Aetrix Electronics and suitable for mobile computing, ultrabook power delivery, and adapter-fed CPU voltage regulation requiring stable component supply, long-term lifecycle support, and traceable sourcing for production programs.
Supply support for TPS51633RSMT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-efficiency DC/DC conversion and CPU power delivery solutions.
The TPS51633RSMT belongs to TI's VR12.6-compliant power controller product line, engineered specifically for Intel mobile processor voltage regulation - emphasizing fast transient response, ultra-low PS4 power, and seamless SVID integration in space-constrained platforms.
FAQ
What is the primary function of the TPS51633RSMT in a CPU power delivery system?
The TPS51633RSMT serves as a driverless, 3-phase step-down controller that regulates core voltage for Intel VR12.6-compliant CPUs. It interprets SVID commands to set output voltage, monitors phase currents for AutoBalance, and asserts VR_READY, ALERT, and VR_HOT signals. Its D-CAP+™ architecture ensures fast transient response without external compensation, making it ideal for dynamic CPU workloads in mobile platforms.
Does the TPS51633RSMT require external gate drivers when used with discrete MOSFETs?
No, the TPS51633RSMT does not require external gate drivers - it provides three dedicated PWM outputs (PWM1–PWM3) capable of directly driving high-side and low-side FET gates in discrete, Power Block, or DrMOS configurations. This driverless architecture reduces component count, layout area, and gate-drive loop inductance, improving EMI and efficiency.
What are the key differences between PS3 and PS4 modes in the TPS51633RSMT?
In PS4 mode, the TPS51633RSMT achieves 0.25 mW typical quiescent power consumption by disabling non-essential circuits while retaining SVID bus responsiveness and VR_HOT monitoring. PS3 mode offers faster wake-up but consumes ~1.5 mW. PS4 is mandatory for Intel mobile platform deep-sleep compliance, whereas PS3 is used for lighter sleep states requiring quicker resumption.
Can the TPS51633RSMT operate in single-phase mode, and what are the benefits?
Yes, the TPS51633RSMT supports configurable 1-, 2-, or 3-phase operation. In single-phase mode, it operates in CCM or DCM to maximize light-load efficiency - critical for idle or background-task scenarios in ultrabooks. This flexibility allows designers to optimize for either peak current capacity (3-phase) or standby power (1-phase) without changing the controller IC.
How does the AutoBalance feature in the TPS51633RSMT improve system reliability?
The AutoBalance feature continuously measures per-phase currents via ISENx+ inputs and dynamically adjusts PWM duty cycles to maintain ≤5% inter-phase current imbalance. This prevents thermal hotspots, extends FET lifetime, and ensures consistent voltage regulation across varying loads and temperatures - directly enhancing long-term reliability in compact, thermally constrained mobile platforms.
TPS51633RSMT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- D-CAP+™
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Controller, Intel VR12.5, VR12.6
- Voltage - Input:
- 4.5V ~ 28V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.5V ~ 2.5V
- Operating Temperature:
- -40°C ~ 105°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (4x4)
TPS51633RSMT FAQ
1.How can I place an order for TPS51633RSMT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS51633RSMT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS51633RSMT reliable?
The price and inventory of TPS51633RSMT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS51633RSMT is usually 5 days.
3.What payment methods are accepted for TPS51633RSMT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS51633RSMT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS51633RSMT?
TPS51633RSMT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS51633RSMT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS51633RSMT?
For technical support, including TPS51633RSMT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS51633RSMT requirements.
6.How does Aetrix verify that TPS51633RSMT is sourced from the original manufacturer or authorized distributors?
All TPS51633RSMT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS51633RSMT meets industry standards.
7.What is the process for return or replacement of TPS51633RSMT?
All TPS51633RSMT units undergo pre-shipment inspection (PSI). If there is an issue with TPS51633RSMT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS51633RSMT part is unused and in its original packaging.
Return procedure for TPS51633RSMT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS51633RSMT Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
