My Inquiry
My Account
Texas Instruments TPS53355DQPT
.jpg)
- Part No.:
- TPS53355DQPT
- Manufacturer:
- Texas Instruments
- Package:
- 22-PowerLFDFN
- Datasheet:
-
TPS53355DQPT.pdf
- Description:
- IC REG BUCK ADJ 30A 22LSON-CLIP
- Quantity:
- Payment:
- Shipping:
Inventory:462
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS53355DQPT from Texas Instruments is a D-CAP™ mode, 30-A synchronous step-down DC-DC converter with integrated NexFET™ power MOSFETs (5 mΩ high-side / 2 mΩ low-side), 0.6 V to 5.5 V programmable output, 1.5 V to 15 V conversion input range, and Eco-mode™ for light-load efficiency. It serves as a core voltage regulator for high-current digital loads including FPGAs and SoCs in enterprise servers.
For engineers reviewing the TPS53355DQPT datasheet, TPS53355DQPT pinout, TPS53355DQPT application, or TPS53355DQPT equivalent, key selection criteria include its D-CAP™ fast transient response, selectable 250 kHz–1 MHz switching frequency via RF pin resistor, auto-skip vs. forced CCM operation, integrated 5-V LDO on VREG, and thermal-compensated overcurrent protection with TRIP pin.
Technical Context
The TPS53355DQPT implements adaptive on-time D-CAP™ control-eliminating external compensation by sensing output capacitor ESR-enabling ultra-fast load-step response without loop tuning. Its internal architecture integrates a 5-V LDO (VREG) powered from VDD, a bootstrap gate driver (VBST), and a digitally trimmed 0.6-V ±1% reference for precise output regulation.
Control logic supports dual operating modes: auto-skip Eco-mode™ for high efficiency at light loads (<10 µA shutdown current) and forced continuous conduction mode (FCCM) for low-noise, fixed-frequency operation. Soft-start time (0.7–5.6 ms) and switching frequency (250 kHz–1 MHz) are set via external resistors on MODE and RF pins respectively.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 30 A continuous-supports high-core-count processors and ASICs without external current sharing. |
| Input Voltage Range | 1.5 V to 15 V conversion input-enables direct regulation from intermediate bus rails like 3.3 V, 5 V, or 12 V. |
| Output Voltage Range | 0.6 V to 5.5 V-covers CPU core (0.6–1.2 V), I/O (1.8–3.3 V), and auxiliary (5 V) rails with single device. |
| Switching Frequency | 250 kHz to 1 MHz-adjustable via RF pin resistor; higher frequencies reduce inductor size but increase switching loss. |
| Efficiency | Up to 96%-achieved via low-RDS(on) integrated MOSFETs and Eco-mode™ skip cycling at light loads. |
| Reference Accuracy | ±1% at 0.6 V-ensures tight output regulation critical for sub-1 V digital supply tolerances. |
| Shutdown Current | <10 µA-minimizes system standby power in always-on applications like network switches. |
Pinout & Package
TPS53355DQPT is housed in a thermally enhanced 6.0 mm × 5.0 mm, 22-pin LSON-CLIP (QFN) package with exposed PowerPAD™ for optimal PCB heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pins 12–17) | Main power conversion input | Accepts 1.5–15 V input; six parallel pins reduce trace resistance and improve thermal/current handling. |
| LL (Pins 6–11) | Power inductor connection node | High-current switch node connecting integrated high/low-side MOSFETs to external inductor. |
| VFB (Pin 1) | Feedback input | Monitors output via resistor divider; internal 0.6 V reference enables precise closed-loop regulation. |
| EN (Pin 2) | Enable control | Logic-level input (1.2 V turn-on threshold); controls startup/shutdown sequence and VREG LDO activation. |
| PGOOD (Pin 3) | Open-drain power-good flag | Signals valid output after 1-ms delay when VFB is within ±5% of target; supports sequencing in multi-rail systems. |
| VBST (Pin 4) | Bootstrap supply | Drives high-side MOSFET gate; requires external capacitor between VBST and LL for charge pump operation. |
| TRIP (Pin 21) | Overcurrent limit setting | Sets OCL threshold (75 mV typical) via 10 µA current source with 4700 ppm/°C tempco for thermal compensation. |
| RF (Pin 22) | Frequency selection | Resistor-to-GND or VREG sets switching frequency from 250 kHz to 1 MHz; stored during startup. |
| MODE (Pin 20) | Soft-start & mode control | Resistor sets soft-start time (0.7–5.6 ms) and selects auto-skip or FCCM operation. |
| VREG (Pin 18) | 5-V LDO output | Supplies internal analog/digital circuitry and gate drivers; delivers up to 30 mA with 230 mV dropout at full load. |
| VDD (Pin 19) | Bias supply input | 4.5–25 V input powering controller logic and VREG LDO; independent of VIN rail. |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP™ adaptive on-time control | Eliminates external compensation components and delivers <100 ns load-step response without tuning. |
| Eco-mode™ auto-skip operation | Reduces light-load quiescent current to <10 µA while maintaining regulation-ideal for burst-mode networking loads. |
| Integrated 5-V LDO (VREG) | Provides stable 5 V ±5% bias for internal circuitry and gate drivers; eliminates need for external bias supply. |
| Thermal-compensated overcurrent protection | TRIP pin current scales with temperature (4700 ppm/°C), maintaining consistent OCL trip point across –40°C to 125°C. |
| Pre-biased start-up capability | Supports hot-plug and partial-power-up scenarios where output capacitor is pre-charged before EN assertion. |
Applications
| Enterprise Server Core Regulation | Network Switch ASIC Supply |
|---|---|
Use Scenario: Regulating 0.85 V @ 25 A for dual-socket Xeon® processors in 1U rack servers with strict thermal envelope. IC Role / Device Role / Timing Role: Primary synchronous buck controller delivering core voltage with D-CAP™ fast transient response to handle CPU DVFS transitions. Use Value: Integrated 5-mΩ/2-mΩ MOSFETs and 96% peak efficiency minimize board area and heat sink requirements. | Use Scenario: Powering 1.2 V @ 18 A SerDes and packet processor cores in 10G/25G Ethernet switches with bursty traffic patterns. IC Role / Device Role / Timing Role: High-efficiency point-of-load regulator using Eco-mode™ to maintain >85% efficiency at 100 mA idle current. Use Value: Auto-skip mode reduces no-load power to <15 mW, extending system uptime in energy-conscious data centers. |
| FPGA I/O Bank Supply | Industrial SoC Auxiliary Rail |
Use Scenario: Generating 3.3 V @ 12 A for FPGA I/O banks requiring low noise and tight regulation tolerance (±2%). IC Role / Device Role / Timing Role: Synchronous buck converter operating in forced CCM mode to suppress switching noise near sensitive analog interfaces. Use Value: FCCM operation ensures fixed 500 kHz frequency-simplifying EMI filtering and meeting CISPR-22 Class B limits. | Use Scenario: Providing 5.0 V @ 8 A for industrial SoC peripherals (USB, PCIe, DDR memory) in fanless edge controllers. IC Role / Device Role / Timing Role: Dual-function regulator supplying both main SoC domain and auxiliary 5-V LDO output (VREG). Use Value: Integrated VREG eliminates discrete LDO, reducing BOM count and improving supply sequencing reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMZ31530RNNR | Integrated module (TPS53355 + inductor + passives) in 15×16×5.8 mm QFN; fixed 14.5 V max input; no MODE/RF pin access. | Targeted at space-constrained designs needing rapid prototyping; lacks configurability for custom frequency or soft-start. | Select LMZ31530RNNR when board area is critical and standard 14.5 V input suffices; choose TPS53355DQPT when design requires adjustable frequency, soft-start, or thermal optimization. |
| TPS53689RTAR | 60-A dual-phase controller (not integrated MOSFETs); supports 1.5–16 V input; includes PMBus interface and telemetry. | Designed for higher-current, digitally managed systems (e.g., AI accelerators); requires external power stages and complex layout. | Select TPS53689RTAR for scalable multi-phase designs with telemetry; retain TPS53355DQPT for cost-sensitive, single-phase 30-A applications with minimal external components. |
Compared with LMZ31530RNNR, TPS53355DQPT offers full configurability (frequency, soft-start, mode) and lower solution cost; compared with TPS53689RTAR, it delivers simpler implementation and smaller footprint for fixed 30-A needs-without sacrificing D-CAP™ transient performance or Eco-mode™ efficiency.
Availability
TPS53355DQPT is available at Aetrix Electronics and suitable for enterprise server power delivery, wired networking infrastructure, and high-performance FPGA/SoC applications requiring stable component supply and long-term industrial availability.
Supply support for TPS53355DQPT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs with decades of DC-DC converter innovation.
The TPS53355DQPT belongs to TI's SWIFT™ synchronous buck converter family, engineered for high-current, low-voltage point-of-load regulation in computing, networking, and industrial digital systems where efficiency, transient response, and integration are critical.
FAQ
What is the maximum output current capability of the TPS53355DQPT?
The TPS53355DQPT delivers up to 30 A of continuous output current using its integrated 5-mΩ high-side and 2-mΩ low-side NexFET™ MOSFETs. This rating assumes proper PCB layout with adequate copper area, thermal vias to inner ground planes, and airflow per TI's recommended thermal guidelines. Derating applies above 70°C ambient or with limited airflow.
How does the TPS53355DQPT achieve fast transient response without external compensation?
The TPS53355DQPT uses D-CAP™ mode control, which senses output current through the ESR of the output capacitor rather than relying on traditional voltage-mode feedback loops. This architecture eliminates the need for external compensation components and enables sub-100 ns load-step response-critical for modern CPU and FPGA dynamic voltage scaling events.
Can the TPS53355DQPT operate with a pre-charged output capacitor?
Yes, the TPS53355DQPT supports pre-biased start-up. When the output capacitor is pre-charged, the device safely ramps the output voltage without reverse current flow or latch-up, enabling use in hot-swap and redundant power systems. This behavior is enabled by internal circuitry that monitors LL node voltage during enable assertion.
What is the role of the TRIP pin on the TPS53355DQPT?
The TRIP pin on the TPS53355DQPT sources a precision 10 µA current (with 4700 ppm/°C temperature coefficient) to set the overcurrent limit threshold. Connecting a resistor from TRIP to GND determines the OCL trip voltage (VOCL = VTRIP/32), allowing thermal-compensated current limiting across the full operating temperature range.
Does the TPS53355DQPT require an external bootstrap capacitor?
Yes, the TPS53355DQPT requires an external ceramic capacitor (typically 0.1 µF) connected between VBST and LL pins. This capacitor supplies gate drive energy for the high-side MOSFET during each switching cycle. TI recommends placing it as close as possible to the VBST and LL pins to minimize parasitic inductance and ensure reliable high-side drive.
TPS53355DQPT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- D-CAP™, Eco-Mode™
- Package/Case:
- 22-PowerLFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1.5V
- Voltage - Input (Max):
- 15V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 30A
- Frequency - Switching:
- 250kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 22-LSON-CLIP (6x5)
TPS53355DQPT FAQ
1.How can I place an order for TPS53355DQPT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS53355DQPT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS53355DQPT reliable?
The price and inventory of TPS53355DQPT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS53355DQPT is usually 5 days.
3.What payment methods are accepted for TPS53355DQPT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS53355DQPT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS53355DQPT?
TPS53355DQPT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS53355DQPT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS53355DQPT?
For technical support, including TPS53355DQPT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS53355DQPT requirements.
6.How does Aetrix verify that TPS53355DQPT is sourced from the original manufacturer or authorized distributors?
All TPS53355DQPT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS53355DQPT meets industry standards.
7.What is the process for return or replacement of TPS53355DQPT?
All TPS53355DQPT units undergo pre-shipment inspection (PSI). If there is an issue with TPS53355DQPT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS53355DQPT part is unused and in its original packaging.
Return procedure for TPS53355DQPT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS53355DQPT Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
