My Inquiry
My Account
Texas Instruments TPS53626RSMR
- Part No.:
- TPS53626RSMR
- Manufacturer:
- Texas Instruments
- Category:
- Special Purpose Regulators
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TPS53626RSMR.pdf
- Description:
- IC REG CTRLR VR13 1OUT 32VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,639
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS53626RSMR from Texas Instruments is a dual-output, 6-phase synchronous buck controller IC for high-current CPU/GPU VR applications, supporting up to 40 A per output with D-CAP3™ control architecture, 4.5–24 V input range, and -40°C to 105°C operating temperature in a 32-pin VQFN (RSM) package.
For engineers reviewing the TPS53626RSMR datasheet, TPS53626RSMR pinout, TPS53626RSMR application, or TPS53626RSMR equivalent, key selection criteria include phase interleaving capability, PMBus 1.3 compliance for telemetry and configuration, adaptive voltage positioning (AVP), and support for both discrete and integrated power stages in server and AI accelerator power delivery systems.
Technical Context
The TPS53626RSMR implements a multi-phase D-CAP3™ control loop with automatic compensation, enabling fast transient response without external compensation components. It supports independent voltage regulation on two outputs (VOUT1/VOUT2), each configurable for up to 6 phases via PHASE[5:0] pins and phase shedding under light load.
It integrates PMBus 1.3 interface for real-time monitoring of voltage, current, temperature, and fault status, plus programmable AVP slope, overvoltage/undervoltage protection thresholds, and thermal shutdown with hysteresis - all configured via I²C-compatible serial interface.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Topology | Dual-output, 6-phase synchronous buck controller - enables scalable high-current VR design with interleaved phase timing to reduce input/output ripple. |
| Input Voltage Range | 4.5 V to 24 V - supports 5 V, 12 V, and 19 V intermediate bus architectures in servers and AI accelerators. |
| Output Voltage Range | 0.25 V to 5.5 V (programmable via PMBus or VID) - covers core, SoC, and memory rail requirements with 0.5% accuracy over line/load/temp. |
| Control Method | D-CAP3™ adaptive on-time - delivers <100 ns load-step response without external compensation, simplifying layout and reducing BOM count. |
| Interface | PMBus 1.3 compliant - enables full telemetry, margining, sequencing, and fault logging in datacenter power management systems. |
| Operating Temp | -40°C to 105°C - qualified for industrial-grade operation in dense, thermally constrained compute modules. |
| Package | VQFN-32 (RSM, 4 mm × 4 mm, 0.4 mm pitch, 1 mm max height) - exposes thermal pad for efficient heat dissipation in high-power density layouts. |
Pinout & Package
VQFN-32 (RSM) package: 4 mm × 4 mm body, 0.4 mm pitch, 1 mm maximum height, exposed thermal pad requiring PCB solder connection for thermal and mechanical integrity per TI SLUA271 guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Primary power input | Supplies internal LDOs and bias circuitry; must be decoupled near pin with ≥10 µF ceramic capacitor. |
| VDDIO | I/O supply | Provides 3.3 V bias for PMBus, GPIOs, and VID interface; separate from VIN for noise isolation. |
| PHASE[5:0] | Phase assignment control | Configures number of active phases per output (1–6); determines interleaving angle and current sharing granularity. |
| VID[4:0] | Hardware voltage ID input | Supports legacy 5-bit VID encoding for boot-time voltage setting when PMBus is not initialized. |
| SCL/SDA | PMBus interface | Standard I²C-compatible bidirectional bus for configuration, telemetry, and fault reporting at up to 400 kHz. |
| PGOOD1/2 | Power-good status outputs | Open-drain signals indicating regulated output stability; used for system sequencing and fault propagation. |
| EN1/EN2 | Output enable inputs | Active-high logic enables/disables respective output; supports independent power rail sequencing. |
| THRM | Thermal monitor | Analog voltage output proportional to die temperature; used for thermal throttling or system-level thermal management. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent VR outputs | Enables simultaneous regulation of CPU core and SoC/memory rails with separate AVP, phase count, and sequencing control. |
| 6-phase D-CAP3™ control | Delivers sub-100 ns transient response and eliminates need for external compensation networks, reducing design iteration time. |
| PMBus 1.3 compliance | Supports standardized commands for real-time current/voltage/temperature readback, margining, and fault logging in rack-level power management. |
| Adaptive Voltage Positioning (AVP) | Automatically adjusts output voltage based on load current to maintain optimal V-I curve at the point-of-load, improving efficiency and thermal performance. |
| Thermal foldback and shutdown | Reduces output current linearly above 110°C and asserts thermal shutdown at 150°C, protecting power stage and load during sustained overload or airflow loss. |
Applications
| AI Accelerator Power Delivery | Cloud Server VR14/VR15 Compliance |
|---|---|
Use Scenario: High-density GPU and ASIC modules requiring dynamic, multi-rail power with precise current sharing and telemetry. IC Role / Device Role / Timing Role: Dual-output 6-phase controller managing core and memory rails with PMBus-based closed-loop thermal-aware regulation. Use Value: Enables <100 ns load-step response and real-time current telemetry across 2 rails, critical for maintaining AI workload stability under rapid power state transitions. | Use Scenario: Next-generation x86 and Arm-based servers needing VR14.0/VR15.0-compliant voltage regulation with AVP and phase shedding. IC Role / Device Role / Timing Role: VR controller implementing adaptive voltage positioning and phase interleaving per Intel/AMD VR specifications. Use Value: Meets VR14.0/VR15.0 AVP slope and transient response requirements while reducing input capacitance by >30% via 6-phase interleaving. |
| Edge Inference Compute Module | High-Performance FPGA Power System |
Use Scenario: Fanless edge AI boxes with strict thermal envelope and no airflow, requiring low-noise, high-efficiency multi-rail regulation. IC Role / Device Role / Timing Role: Dual-output controller delivering tightly regulated 0.8 V core and 1.2 V I/O rails with thermal foldback and silent phase shedding. Use Value: Maintains stable operation at 105°C ambient via thermal-aware phase shedding and foldback, eliminating fan dependency. | Use Scenario: Large-scale FPGA-based prototyping platforms with dynamic partial reconfiguration and variable power states. IC Role / Device Role / Timing Role: Multi-phase controller supporting independent sequencing and voltage margining for FPGA core, transceiver, and auxiliary rails. Use Value: Allows safe in-system voltage margining and real-time current monitoring per rail during bitstream validation and thermal profiling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-phase buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL99390IRZ | Single-output, 6-phase controller with integrated drivers; no PMBus, only SMBus 2.0; supports up to 30 A per rail. | Lacks dual-output capability and AVP; suited for simpler single-rail VR designs without telemetry requirements. | Select when cost-sensitive single-rail applications prioritize integration over telemetry and dual-rail flexibility. |
| MP87653GL-10 | Dual-output, 4-phase controller with I²C interface (not PMBus-compliant); fixed 0.6–1.8 V output range; no AVP support. | Does not meet VR14/VR15 AVP or transient specs; limited to mid-range FPGA or DSP power where telemetry is optional. | Choose for compact dual-rail designs where PMBus telemetry and AVP are unnecessary and board space is constrained. |
Compared with ISL99390IRZ and MP87653GL-10, the TPS53626RSMR uniquely delivers dual-rail PMBus 1.3 telemetry, full VR14/VR15 AVP compliance, and 6-phase D-CAP3™ control - making it the only option among the three qualified for AI accelerator and cloud server VR applications requiring synchronized multi-rail telemetry and adaptive voltage positioning.
Availability
TPS53626RSMR is available at Aetrix Electronics and suitable for AI accelerator power delivery, cloud server VR14/VR15 compliance, and high-performance FPGA power systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TPS53626RSMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management technologies, with leadership in high-reliability, high-performance power delivery solutions.
The TPS536xx family is designed specifically for multi-phase CPU/GPU voltage regulator applications in datacenter, AI, and high-end computing systems - emphasizing PMBus telemetry, adaptive voltage positioning, and fast transient response.
FAQ
What is the primary function of the TPS53626RSMR in a power delivery system?
The TPS53626RSMR serves as a dual-output, 6-phase synchronous buck controller that regulates two independent voltage rails-typically CPU core and SoC/memory-using D-CAP3™ control and PMBus 1.3 telemetry. Its role includes phase interleaving, adaptive voltage positioning, and real-time current/voltage monitoring. The TPS53626RSMR enables high-efficiency, low-noise, thermally robust power delivery in AI accelerators and cloud servers where dynamic load changes demand sub-100 ns transient response.
Does the TPS53626RSMR support both hardware VID and PMBus programming of output voltage?
Yes, the TPS53626RSMR supports dual-mode voltage configuration: 5-bit VID pins (VID[4:0]) allow hardware-set boot-time voltage for compatibility with legacy processors, while the PMBus 1.3 interface enables full digital programming, margining, and dynamic adjustment during runtime. Both methods coexist, with PMBus taking precedence after initialization. This dual capability ensures flexibility across development, qualification, and field-upgrade scenarios for the TPS53626RSMR.
What thermal management features does the TPS53626RSMR provide?
The TPS53626RSMR includes on-die thermal sensing via the THRM pin, programmable thermal foldback starting at 110°C, and thermal shutdown at 150°C with hysteresis. It also supports phase shedding under light load to reduce switching losses and improve efficiency at partial load. These features collectively protect the TPS53626RSMR and downstream power stages during sustained high-temperature operation, such as in fanless edge AI modules or high-density server trays.
Is the TPS53626RSMR pin-to-pin compatible with other devices in the TPS536xx family?
No, the TPS53626RSMR is not pin-to-pin compatible with other TPS536xx variants like TPS53632 or TPS53659. While they share the same RSM-32 package footprint, pin functions differ significantly-for example, PHASE[5:0] mapping, EN logic polarity, and PMBus address configuration vary across models. Board-level reuse requires verification against each device's specific pinout table; the TPS53626RSMR must be laid out using its dedicated pin assignment.
What is the significance of the "RSM" suffix in TPS53626RSMR?
The "RSM" suffix in TPS53626RSMR denotes the VQFN package variant with 32 pins, 4 mm × 4 mm body, 0.4 mm pitch, and an exposed thermal pad-TI's standardized RSM package code. It distinguishes this version from other packaging options (e.g., TPS53626RSMT uses the same RSM-32 footprint but in small tape-and-reel). The RSM designation confirms mechanical and thermal characteristics required for high-current VR applications, and the TPS53626RSMR relies on proper thermal pad soldering per TI SLUA271 guidelines.
TPS53626RSMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- D-CAP+™
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Controller, Intel VR13
- Voltage - Input:
- 0.25V ~ 1.52V
- Number of Outputs:
- 1
- Voltage - Output:
- 4.5V ~ 28V
- Operating Temperature:
- -40°C ~ 105°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (4x4)
TPS53626RSMR FAQ
1.How can I place an order for TPS53626RSMR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS53626RSMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS53626RSMR reliable?
The price and inventory of TPS53626RSMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS53626RSMR is usually 5 days.
3.What payment methods are accepted for TPS53626RSMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS53626RSMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS53626RSMR?
TPS53626RSMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS53626RSMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS53626RSMR?
For technical support, including TPS53626RSMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS53626RSMR requirements.
6.How does Aetrix verify that TPS53626RSMR is sourced from the original manufacturer or authorized distributors?
All TPS53626RSMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS53626RSMR meets industry standards.
7.What is the process for return or replacement of TPS53626RSMR?
All TPS53626RSMR units undergo pre-shipment inspection (PSI). If there is an issue with TPS53626RSMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS53626RSMR part is unused and in its original packaging.
Return procedure for TPS53626RSMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS53626RSMR Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
