My Inquiry
My Account
Texas Instruments TPS53689TRSBR
- Part No.:
- TPS53689TRSBR
- Manufacturer:
- Texas Instruments
- Category:
- Special Purpose Regulators
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
TPS53689TRSBR.pdf
- Description:
- DUAL-CHANNEL, 8-PHASE STEP-DOWN
- Quantity:
- Payment:
- Shipping:
Inventory:2,997
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS53689TRSBR from Texas Instruments is a dual-channel, 8-phase VR14 SVID-compliant step-down controller with TLVR topology support, D-CAP+™ control architecture, PMBus® v1.3.1 interface, and integrated non-volatile memory (NVM). It delivers 0.25V–5.5V output across two interleaved channels (N+M ≤ 8), supports smart power stages, and enables dynamic phase shedding for data center server VR applications.
For engineers reviewing the TPS53689TRSBR datasheet, TPS53689TRSBR pinout, TPS53689TRSBR application, or TPS53689TRSBR equivalent, key selection criteria include VR14/VR13.HC SVID compliance, per-phase valley current limit programmability, IMON calibration capability, soft-shutdown on overvoltage fault, and TLVR-optimized transient response in high-density multiphase designs.
Technical Context
The TPS53689TRSBR implements a dual-output D-CAP+™ control architecture with adaptive voltage positioning (AVP) and programmable output voltage slew rate. It natively supports trans-inductor voltage regulator (TLVR) topologies via dual-side power delivery with ≥12" trace length tolerance and diode braking with configurable timeout.
Its PMBus® v1.3.1 interface enables real-time telemetry of voltage, current, power, temperature, and faults, while NVM stores configuration defaults-including per-phase IMON multi-slope gain calibration, loop compensation, and dynamic phase shedding thresholds-eliminating external EEPROM and reducing BOM count.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 17V - supports wide-input industrial and server rail supplies including 12V intermediate bus. |
| Output Voltage Range | 0.25V to 5.5V - covers CPU core, GPU, ASIC, and I/O supply requirements with fine-grained SVID control. |
| Phase Support | N + M ≤ 8 phases (M ≤ 4) - enables flexible dual-rail interleaving (e.g., 5+3 or 4+4) for balanced thermal and current sharing. |
| Interface Standard | Intel® VR14 SVID + backward VR13.HC/VR13.0 - ensures compatibility with host processors and platform firmware without protocol translation. |
| PMBus Version | v1.3.1 - supports full telemetry readback, fault logging, and write-once NVM programming of all critical parameters. |
| Package | WQFN-40 (RSB), 5.00mm × 5.00mm - thermally enhanced QFN with exposed thermal pad for high-power density server PCB layouts. |
| Operating Temperature | –40°C to +125°C - qualified for extended ambient operation in rack-mounted enterprise computing environments. |
Pinout & Package
TPS53689TRSBR is housed in a 5.00mm × 5.00mm, 40-pin WQFN package (TI package code RSB) with exposed thermal pad. The package supports high-current, low-inductance routing and meets JEDEC Level-2 moisture sensitivity (260°C peak reflow, 1-year floor life).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN1–VIN4 | Input Power Supply Inputs | Distributed 12V input connections to reduce IR drop and improve noise immunity across multiple power stages. |
| VOUTA/VOUTB | Output Voltage Sense Inputs | High-impedance differential sensing points for accurate AVP and load-line regulation per channel. |
| SVID[0:5] | VR14 SVID Data/Control Bus | 6-wire bidirectional interface for processor communication, PSYS reporting, and dynamic VID updates. |
| PMBus_SCL/SDA | PMBus Serial Interface | Open-drain I²C-compatible bus supporting telemetry reads, fault clears, and NVM writes at up to 400 kHz. |
| IMONA/B[0:3] | Per-Phase Current Monitor Inputs | Four analog inputs per channel for direct connection to TI smart power stage IMON outputs with internal 1kΩ termination. |
| EN/FCCM | Enable & Forced Continuous Conduction Mode | Active-high enable with FCCM override for fixed-frequency operation during light-load testing or debug. |
| TSEN | External Temperature Sense Input | Analog input for NTC thermistor monitoring of heatsink or VR module temperature for thermal throttling. |
| AVR_EN | Adaptive Voltage Regulation Enable | Hardware-selectable AVP activation to dynamically adjust VOUT based on IOUT for optimal power efficiency. |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP+™ Control Architecture | Enables fast transient response (<1µs rise time) with minimal output capacitance and eliminates need for external compensation components. |
| Dynamic Phase Shedding | Programmable load-threshold-based phase activation/deactivation improves efficiency by >15% at light loads while maintaining stability at full 8-phase operation. |
| TLVR Topology Support | Native dual-side power delivery with 12"+ trace length tolerance reduces ESR/ESL impact and enables lower-profile inductor solutions for space-constrained NICs and accelerators. |
| Per-Phase Valley Current Limit (OCL) | Individually programmable OCL thresholds prevent phase overload during asymmetric load transients and ensure robust current sharing under mismatched conditions. |
| Soft-Shutdown on Overvoltage Fault | New fault-handling mode ramps down output gradually instead of hard cutoff, preventing system reset or data corruption during transient overvoltage events. |
Applications
| Data Center Rack Server VR | AI Hardware Accelerator Power |
|---|---|
Use Scenario: High-current, low-voltage CPU/GPU core rails in 1U/2U servers requiring tight voltage regulation and rapid load-step response. IC Role / Device Role / Timing Role: Primary VR controller managing up to eight phases across dual outputs with SVID handshake and PMBus telemetry to BMC. Use Value: D-CAP+™ control and TLVR support reduce required bulk capacitance by 40%, lowering board area and cost while meeting Intel VR14 PSYS specifications. | Use Scenario: Powering heterogeneous compute tiles (e.g., tensor cores, memory interfaces) in FPGA- or ASIC-based AI accelerators with independent voltage domains. IC Role / Device Role / Timing Role: Dual-channel controller delivering independently regulated VDD and VDDQ rails with per-rail phase shedding and AVP for dynamic power scaling. Use Value: Programmable per-phase IMON calibration and multi-slope gain correction achieve ±1.5% current measurement accuracy across temperature, enabling precise power budgeting. |
| Network Interface Card (NIC) Power | High-Performance Client SoC Power |
Use Scenario: Compact, high-efficiency 12V-to-1.0V conversion for PCIe Gen5/Gen6 NICs with strict EMI and thermal constraints. IC Role / Device Role / Timing Role: Multiphase controller implementing TLVR with dual-side layout to minimize loop inductance and suppress switching noise near high-speed serial lanes. Use Value: Diode braking with programmable timeout reduces 500A/µs load-step overshoot to <±15mV, preserving signal integrity on adjacent SerDes traces. | Use Scenario: Mobile workstation or thin-client platforms requiring VR14-compliant power delivery with firmware-upgradable settings and fault logging. IC Role / Device Role / Timing Role: SVID-compliant controller storing default configurations in on-chip NVM to eliminate boot-time initialization delays and support fast resume-from-sleep. Use Value: Automatic NVM fault status logging captures timestamped overcurrent, overtemperature, and overvoltage events for field failure analysis without host intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase VR controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS53679RSBR | 7-phase max (N+M ≤ 7), no TLVR support, identical package and PMBus/SVID feature set. | Lacks dual-side power delivery and 12"+ trace tolerance; suitable only for conventional buck topologies. | Select when TLVR is not required and phase count ≤7 suffices for target load current. |
| ISL99390IRZ | 8-phase VR14 controller with integrated drivers; no NVM; uses SMBus 2.0 (not PMBus v1.3.1); different pinout and package (QFN-48). | Requires external driver stages for discrete MOSFETs; lacks per-phase IMON calibration and soft-shutdown. | Choose for cost-sensitive designs where telemetry depth and NVM persistence are secondary to integration level. |
Compared with TPS53689TRSBR, TPS53679RSBR offers reduced phase scalability and no TLVR optimization, while ISL99390IRZ trades NVM, advanced telemetry, and TLVR support for higher integration but less configurability and incompatible interface/pinout.
Availability
TPS53689TRSBR is available at Aetrix Electronics and suitable for data center rack servers, AI hardware accelerators, network interface cards (NICs), and high-performance client SoC power delivery requiring stable component supply, long-term lifecycle support, and full VR14 compliance.
Supply support for TPS53689TRSBR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company designing analog ICs, embedded processors, and power management solutions for industrial, automotive, and computing markets.
The TPS536xx family delivers high-efficiency, digitally programmable multiphase VR controllers targeting next-generation server, AI accelerator, and high-end client platforms requiring VR14 SVID, TLVR, and comprehensive telemetry.
FAQ
What is the maximum supported phase count for TPS53689TRSBR?
The TPS53689TRSBR supports up to eight total phases across its dual-channel architecture, with N + M ≤ 8 and M ≤ 4. This allows flexible configurations such as 5+3 or 4+4 phases per output, optimized for thermal distribution and current sharing in high-power server and accelerator applications. Each phase connects to TI smart power stages via dedicated PWM and IMON signals.
Does TPS53689TRSBR support both VR14 and VR13.HC SVID protocols?
Yes, TPS53689TRSBR is fully compliant with Intel VR14 SVID and maintains backward compatibility with VR13.HC and VR13.0 SVID protocols. It supports PSYS reporting, dynamic VID updates, and all mandatory command sets defined in the VR14 specification, enabling seamless integration with compatible host processors and platform firmware without modification.
How does TLVR topology support benefit TPS53689TRSBR designs?
TLVR topology support in TPS53689TRSBR enables dual-side power delivery with ≥12" trace length tolerance, reducing loop inductance and improving transient response in compact, high-current layouts. This allows use of lower-profile inductors and fewer bulk capacitors while maintaining stability-critical for NICs, accelerators, and dense server VRMs where board space and EMI are constrained.
Can TPS53689TRSBR store configuration settings in non-volatile memory?
Yes, TPS53689TRSBR includes on-chip non-volatile memory (NVM) that retains all programmable parameters-including per-phase IMON calibration coefficients, dynamic phase shedding thresholds, loop compensation values, and fault response modes-across power cycles. This eliminates the need for external EEPROM and simplifies system initialization, especially in headless or BMC-managed server environments.
What fault protection features are implemented in TPS53689TRSBR?
TPS53689TRSBR implements overvoltage (OVP), overcurrent (OCP), overtemperature (OTP), and undervoltage lockout (UVLO) protection. It features automatic NVM fault status logging with timestamps and a new soft-shutdown option for OVP events-ramping down output voltage gradually to prevent system reset or data loss during transient excursions.
TPS53689TRSBR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Controller, Intel VR14
- Voltage - Input:
- 4.5V ~ 17V
- Number of Outputs:
- 8
- Voltage - Output:
- 0.25V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-WQFN (5x5)
TPS53689TRSBR FAQ
1.How can I place an order for TPS53689TRSBR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS53689TRSBR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS53689TRSBR reliable?
The price and inventory of TPS53689TRSBR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS53689TRSBR is usually 5 days.
3.What payment methods are accepted for TPS53689TRSBR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS53689TRSBR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS53689TRSBR?
TPS53689TRSBR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS53689TRSBR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS53689TRSBR?
For technical support, including TPS53689TRSBR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS53689TRSBR requirements.
6.How does Aetrix verify that TPS53689TRSBR is sourced from the original manufacturer or authorized distributors?
All TPS53689TRSBR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS53689TRSBR meets industry standards.
7.What is the process for return or replacement of TPS53689TRSBR?
All TPS53689TRSBR units undergo pre-shipment inspection (PSI). If there is an issue with TPS53689TRSBR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS53689TRSBR part is unused and in its original packaging.
Return procedure for TPS53689TRSBR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS53689TRSBR Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
